

Prime

Assembly Language Programmer's Guide

Revision 21.0

DOC3059-2LA

Assembly Language Programmer's Guide

Second Edition

by Len Bruns

This guide documents the software operation of the Prime Computer and its supporting systems and utilities as implemented at Master Disk Revision Level 21.0 (Rev. 21.0).

Prime Computer, Inc. Prime Park Natick, Massachusetts 01760 The information in this document is subject to change without notice and should not be construed as a commitment by Prime Computer, Inc. Prime Computer, Inc., assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license.

Copyright (C) 1987 by Prime Computer, Inc. All rights reserved.

PRIME, PRIME, PRIMOS, and the PRIME logo are registered trademarks of Prime Computer, Inc. DISCOVER, INFO/BASIC, INFORM, MIDAS, MIDASPLUS, PERFORM, Prime INFORMATION, PRIME/SNA, PRIMELINK, PRIMENET, PRIMEWAY, PRIMIX, PRISAM, PST 100, PT25, PT45, PT65, PT200, PW153, PW200, PW250, RINGNET, SIMPLE, 50 Series, 400, 750, 850, 2250, 2350, 2450, 2550, 2650, 2655, 2755, 6350, 6550, 9650, 9655, 9750, 9755, 9950, 9955, and 9955II are trademarks of Prime Computer, Inc.

PRINTING HISTORY

First Edition	(FDR3059-101)	March 1979 for Release 16.3
Update 1	(COR3059-001)	January 1980 for Release 17.2
Update 2	(PTU2600-104)	June 1983 for Release 19.2
Second Edition	(DOC3059-2LA)	July 1987 for Release 21.0

CREDITS

Editorial:	Thelma Henner
Project Support:	Margaret Taft
Illustration:	Mingling Chang
Document Preparation:	Celeste Henry
Production:	Judy Gordon

HOW TO ORDER TECHNICAL DOCUMENTS

To order copies of documents, or to obtain a catalog and price list:

United States Customers

International

Call Prime Telemarketing, toll free, at 1-800-343-2533, Monday through Friday, 8:30 a.m. to 5:00 p.m. (EST). Contact your local Prime subsidiary or distributor.

CUSTOMER SUPPORT

Prime provides the following toll-free numbers for customers in the United States needing service:

1-800-322-2838	(within Massachusetts)	1 - 800 - 541 - 8888	(within Alaska)
1-800-343-2320	(within other states)	1-800-651-1313	(within Hawaii)

For other locations, contact your Prime representative.

SURVEYS AND CORRESPONDENCE

Please comment on this manual using the Reader Response Form provided in the back of this book. Address any additional comments on this or other Prime documents to:

Technical Publications Department Prime Computer, Inc. 500 Old Connecticut Path Framingham, MA 01701

Contents

ABOUT THIS BOOK

ix

1 INTRODUCTION

2 USING PMA

Invoking the Prime Macro	
Assembler (PMA)	2-1
File-naming Conventions	2-3
Assembler Messages	2-4
Listing Format	2-4
Assembly Listing Symbology	2-6
Assignment Column Codes	2-6
Instruction and Data	
Column Codes	2-6
Other Listing Information	2-7
Cross-reference Listing	
Symbology	2-7

3 LANGUAGE STRUCTURE

Statements3-2Statement Types3-2Statement Syntax3-3Continuation Lines3-3Statement Elements3-4Constants3-4Symbols3-4Terms and Expressions3-4Terms3-4Expressions3-4	
Statement Syntax3-3Continuation Lines3-3Statement Elements3-4Constants3-4Symbols3-4Terms and Expressions3-4Terms3-4	
Continuation Lines3-3Statement Elements3-4Constants3-4Symbols3-4Terms and Expressions3-4Terms3-4	
Statement Elements3-4Constants3-4Symbols3-4Terms and Expressions3-4Terms3-4	,
Constants3-4Symbols3-4Terms and Expressions3-4Terms3-4	,
Symbols3-4Terms and Expressions3-4Terms3-4	
Terms and Expressions3-4Terms3-4	
Terms 3-4	
Expressions 3-4	
Functions of Statement Fields 3-1	0
Label Field 3-1	0
Operation Field 3-1	1
Operand Field 3-1	1
Comment Field 3-1	3
Pseudo-operations 3-1	3
Machine Instructions 3-1	6
Recommended Program Structure 3-1	7

4 CODE GENERATION PSEUDO-OPERATIONS Assembly Control Pseudooperations (AC) 4-1 Conditional Assembly Pseudooperations (CA) 4-5 Symbol-Defining Pseudo-4-11 operations (SD) Listing Control Pseudooperations (LC) 4 - 145 CONSTANT DEFINITION PSEUDO-OPERATIONS Address Definition Pseudooperations (AD) 5-2 Data Definition Pseudooperations (DD) 5 - 4Storage Allocation Pseudooperations (SA) 5-12 6 LOADING AND LINKING PSEUDO-OPERATIONS Loader Control Pseudooperations (LC) 6-1 Program Linking Pseudooperations (PL) 6 - 47 MACRO DEFINITION PSEUDO-OPERATIONS Macro Definition Block 7-2 Macro Definition Pseudooperations (MD) 7-3 8 MACHINE INSTRUCTIONS -- V MODE Types of Addressing 8-1 Direct Address 8-2 Indexed Address 8-3 Indirect Address 8-3 Indirect Indexed Address 8 - 4Register Usage 8-6 Saving and Restoring Registers 8-7 Register Usage Between V Mode and I Mode 8-7 The V Mode Instruction Set 8-8 Generic Instructions 8-8 Branch Instructions 8 - 14Computed Go To Instruction 8-16 8-16 Jump Instructions

vi

Memory Reference Instructions

Process-related Operations

Restricted Instructions

8-19

8-30

8-32

9	MACHINE	INSTRUCTIONS		I	MODE
---	---------	--------------	--	---	------

((

Types of Addressing	9-1
Direct Address	9-3
Indexed Address	9-3
Indirect Address	9-3
Indirect Indexed Address	9-4
Addressing Through Registers	9-6
Immediate Addressing	9-8
Register Usage	9-9
Saving and Restoring Registers	9-9
Register Usage Between	
I Mode and V Mode	9-9
The I Mode Instruction Set	9-10
Generic Instructions	9-11
Branch Instructions	9-15
Computed Go To Instruction	9-17
Jump Instructions	9-18
Memory Reference Instructions	9-20
Process-related Operations	9-32
Restricted Instructions	9-33
MACHINE INSTRUCTIONS IX MODE	
Indirect Pointer-related	
Instructions	10-1
C Language-related Instructions	10-3
	10 5
MACRO FACILITY	
Macro Definition	11-2
Argument References	11-2
Assembler Attribute References	11-3
Local Labels Within Macros	11-4
Macro Calls	11-4
Argument Values	11-5
Argument Substitution	11-5
Using Macro Calls as	
Documentation	11-6
Nesting Macros	11-8
Conditional Assembly	11-9
Macro Listing	11-9
Assembler Attribute List	11-10
USING SUBROUTINES	
Local Subroutines	12-1
Local Calls in V Mode	12-2
Local Calls in I Mode	12-5
External Subroutines	12-7
External Calls	12-7
Entrypoints to Called Routines	12-8
Argument Passing in External	
Calls	12-11

Returning From an External Call	12-11
The Shortcall Mechanism	12-15
General Considerations	12-15
Argument Passing in V Mode	12-16
Shortcall in I Mode	12-18
Shortcalled Functions in	
V Mode and I Mode	12-20

13 LINKING AND LOADING

Differences Between SEG and BIND	13-2
Using the SEG Linker	13-2
Using the BIND Linker	13-4

14 PROGRAM EXECUTION AND DEBUGGING

Program Execution	14-1
Program Debugging	14-2
Using VPSD	14-2
VPSD Subcommand Line Format	14-3
VPSD Subcommands	14-6
Using IPSD	14-14
Invoking IPSD	
Features Supported by IPSD	
but not VPSD	14-17
Restrictions	14-20
IPSD0 and IPSD16	14-21

APPENDICES

A	ASSEMBLER ERROR MESSAGES	
в	INSTRUCTION SUMMARY CHART	
с	PRIME EXTENDED CHARACTER SET	
	Specifying Prime ECS Characters	C-2
	Direct Entry	C-2
	Octal Notation	C-2
	Character String Notation	C-2
	Special Meanings of Prime ECS	
	Characters	C-5
	Assembly Programming	
	Considerations	C-6
	Prime Extended Character Set	
	Table	C-6
	INDEX	X-1
	COMPOSITE INDEX	CX-1

About This Book

The <u>Assembly Language Programmer's Guide</u>, Second Edition, documents the use of the Prime Macro Assembler (PMA) as implemented at PRIMOS Revision 21.0. It replaces the first edition of the same guide and its various updates. It is a completely rewritten guide, whose salient features are

- Reorganization of the text into a sequence of chapters that more closely parallels an actual assembly. Introductory chapters give an overview of the assembler and describe its invocation and command line options. The remaining chapters discuss coding the program, defining and calling macros and subroutines, linking the program, executing, and debugging.
- Removal of most material that is duplicated in other volumes. Where required for an understanding of the subject under discussion, this material has been replaced by references to the appropriate manuals. This guide is, therefore, a more compact but no longer self-contained reference text; it is intended to be used in conjunction with other manuals. A list of reference documents appears later in this preface.
- Elimination of discussions of S mode and R mode. Use of these older addressing modes is declining, and the user is urged to do all new programming in the current V, I, and IX addressing modes. For those users who need to maintain existing S-mode and R-mode programs, the relevant information in the first edition of this guide is still valid. The <u>System Architecture Reference</u> <u>Guide</u> and the <u>Instruction Sets Guide</u> also continue to present information on S mode and R mode.

Summary of Chapters and Appendices

This book contains the following chapters and appendices:

Chapter 1 is an overview of the current implementation of the assembler; Chapter 2 describes its method of invocation and the various command line options available.

Chapter 3 is a detailed description of the language elements: statements and their components; terms and expressions; and the functions of statement components and fields.

Chapters 4 through 7 discuss the coding of the four major categories of pseudo-operations and their functions and requirements.

Chapters 8 through 10 discuss, respectively, the instruction sets for V mode, I mode, and IX mode.

Chapter 11 describes the coding and calling of macro routines and the logic capabilities of macro processing, while Chapter 12 is devoted to several methods of calling local and external subroutines.

Chapter 13 discusses simple linking of assembled programs using the SEG and BIND linkers, with references to other documents for more complex linking tasks.

Chapter 14 briefly describes the invocation of linked programs, and goes on to discuss V-mode and I-mode debugging in some detail.

Three appendices provide reference material in the form of a list of assembler error messages (Appendix A); a summary of the V, I, and IX mode instruction sets (Appendix B); and a description of the Prime Extended Character Set (Prime ECS) and its use (Appendix C).

Reference Documents

The following guides are frequently referred to in the text of this book.

System Architecture Reference Guide, DOC9473-2LA

Instruction Sets Guide, DOC9474-2LA

SEG and LOAD Reference Guide, DOC3524-192 and update, UPD3524-21A, for Rev. 19.4

Programmer's Guide to BIND and EPFs, DOC8691-1LA

Advanced Programmer's Guide, Vol. I: BIND and EPFs, DOC10055-1LA

Advanced Programmer's Guide, Vol. II: File System, DOC10056-2LA

Advanced Programmer's Guide, Vol. III: Command Environment, DOC10057-1LA

- Advanced Programmer's Guide, Vol. 0: Introduction and Error Codes, DOC10066-2LA
- Subroutines Reference Guide, Vol. I: Language Interface, DOC10080-2LA
- Subroutines Reference Guide, Vol. II: File System, DOC10081-1LA and update, UPD10081-11A
- Subroutines Reference Guide, Vol. III: Operating System, DOC10082-1LA and update, UPD10082-11A
- Subroutines Reference Guide, Vol. IV: User Libraries, DOC10083-1LA and update, UPD10083-11A

PRIME DOCUMENTATION CONVENTIONS

The following conventions are used in command formats, statement formats, and in examples throughout this document. Examples illustrate the uses of these commands and statements in typical applications.

Convention	Explanation	Example
UPPERCASE	In command formats, words in uppercase indicate the names of commands, options, statements, and keywords. Enter them in either upper- case or lowercase.	SLIST
	In PMA statements, upper- case elements are entered exactly as shown, and only in uppercase.	DATA value
lowercase	In command formats and PMA statements, words coded in lowercase indicate vari- ables for which you must substitute a value.	LOGIN user-id DATA value
Abbreviations in format statements	If an uppercase word in a command format has an ab- breviation, either the ab- breviation is underscored or the name and abbreviation are placed within braces.	<u>LO</u> GOUT { SET_QUOTA } SQ }
Brackets []	Brackets enclose a list of one or more optional items. Choose none, one, or more of these items.	LD -BRIEF -SIZE
Braces { }	Braces enclose a list of items. Choose one and only one of these items.	$\begin{array}{c} \text{CLOSE} & \left\{ \begin{array}{c} \text{filename} \\ \text{ALL} \end{array} \right\} \end{array}$
Vertical bars within brackets [*A B C]	Vertical bars within brack- ets offer a choice among two or more items. Choose either none or one of these items; do not choose more than one. Asterisked value is the de- fault.	-L [*YES NO TTY]

Convention	Explanation	Example
Ellipsis 	An ellipsis indicates that the preceding item may be entered more than once in a format.	DATA value,
Parentheses ()	In command or statement for- mats, you must enter paren-	SPOOL FILE(1 2 3)
	theses exactly as shown.	XFER MAC (FROM)=1
Hyphen -	Wherever a hyphen appears as the first character of an option, it is a required part of that option.	SPOOL -LIST
<u>Underscore</u> in examples	In examples, user input is underscored but system prompts and output are not.	OK, <u>RESUME MY_PROG</u> This is the output of MY_PROG.CPL OK,
Apostrophe '	An apostrophe preceding a number indicates that the number is in octal.	' 200
Angle brackets in examples < >	In examples, the name of a key enclosed within angle brackets indicates that you press that key.	OK, <u>ED</u> <return></return>

(

(

1 Introduction

The Prime Macro Assembler (PMA) at PRIMOS Revision 21.0 incorporates several enhancements over previous versions. Some of these are related to the operation of the assembler itself, while others are concerned with new PRIMOS and hardware facilities. The following items describe the enhancements.

- The assembler is capable of assembling much larger object programs than in the past, owing to a new method of storing the symbol table. Symbol table size has until now been limited by the bounds of a single segment that also contains the assembler's executable code. The new storage mechanism uses a segment apart from the execution segment; moreover, it is capable of adding more symbol storage segments when the need arises.
- Two assembler attributes that were previously designated as <u>spare</u> are no longer so designated. Assembly language programmers who used these attributes for their own purposes can no longer do so. Attribute #108 is designated as <u>reserved</u>, while attribute #111 contains a parity value established by whether the length of the character string defined by the most recent DATA, BCI, or BCZ pseudo-operation was even (parity is 0) or odd (parity is 1). Assembler attributes are listed in Chapter 11.

- In addition to formerly-supported S, R, V, and I address modes, IX mode is supported as of Revision 21.0. IX mode operates on 50 Series Models 2550TM 9650TM 9750TM 9950TM 9955TM and 9955IITM It includes a small set of additional instructions that enable operations involving C language pointers and characters. These instructions are described in Chapter 10.
- The assembler supports an I mode addressing enhancement that permits a general-register-relative format in memory reference instructions and adds two indirect pointer related instructions, AIP and LIP. GRR format (described in Chapter 9) improves the performance of programs that must address large arrays that could potentially cross segment boundaries. This format operates only on the 50 Series models listed for IX mode in the preceding paragraph.
- The assembler supports the Prime extended character set (Prime ECS). The extended character set and its implications for assembly-language programs are described in Appendix C.
- A new subroutine calling mechanism, <u>shortcall</u>, is described in Chapter 12. Shortcall provides a much faster transfer of control to and from a PMA-written subroutine than the traditional PCL/PRTN mechanism. Shortcall, from a high-level language caller's point of view, is currently implemented only in Fortran 77. I-mode PMA shortcalled routines can take advantage of GRR, register-to-register, and immediate addressing formats to further enhance overall program efficiency.
- The assembler produces binary files that are compatible with the BIND linker, introduced at Revision 19.4, to create runfiles in executable program (EPF) format. A description of a simple BIND session appears in Chapter 13.

2 Using PMA

The Prime Macro Assembler (PMA) is a three-pass assembler. The first pass creates a symbol table containing internal symbols and their segment-relative displacements, and identifies external references. The second pass uses the symbol table to resolve references to the internal symbols, generates object code blocks for input to the linker and, optionally, creates a listing. The third pass permits optimization of stack and link frame references.

INVOKING THE PRIME MACRO ASSEMBLER (PMA)

PMA is invoked by the command:

PMA pathname [-option-1] [-option-2]...[-option-n]

<u>pathname</u> specifies the pathname of your source PMA program. The standard pathname conventions apply. File naming conventions are described following the option descriptions. PMA supports the following options. Default options are indicated by asterisks (*).

-BINARY, -B [* YES|NO|pathname] -RESET -ERRLIST -ROUND * -EXPLIST *-XREFL -INPUT [pathname], -I [pathname] -XREFS -LISTING, -L [* YES|NO|TTY|SPOOL|pathname]

Brief descriptions of these options are given below.

-BINARY [* YES|NO|pathname]

Specifies binary (object) file.

[YES] gives <u>source-program.BIN</u> if source program name has .PMA suffix, otherwise gives <u>B_source-program</u>. Binary file is in the home directory.
[NO] gives no binary file.
[pathname] allows complete specification of binary file.

-ERRLIST

Generates errors-only listing (overrides pseudo-operation NLIST).

* -EXPLIST

Generates full assembly listing (overrides pseudo-operation NLIST).

-INPUT [pathname]

Specifies source program.

[pathname] is the name of source program. (Do not use if name immediately follows the PMA command). Standard pathname conventions apply.

-LISTING [* YES | NO | TTY | SPOOL | pathname]

Specifies listing file.

[YES] gives <u>source-program.LIST</u> if source program has .PMA suffix, otherwise gives <u>L_source-program</u>. Listing file is in the home directory.
[NO] gives no listing file.
[TTY] displays assembly listing at the terminal.
[SPOOL] puts listing file into line printer spool queue.
[pathname] allows complete specification of listing file.

-RESET

Resets A, B, and X Register settings.

-ROUND

Rounds rather than truncates conversion of real numbers to decimal.

* -XREFL

Generates complete cross reference listing.

-XREFS

Omits from cross reference list symbols that are defined but not used.

FILE NAMING CONVENTIONS

For consistency with Prime's other language processors, the pathname of the source file should be suffixed with a language name code. For the assembler, the code is .PMA. The form of the source filename affects the form of the default names of the binary and listing files: if the source filename suffix is not .PMA, the default binary and listing filenames are <u>prefixed</u> by B_ and L_, respectively; if the source filename suffix is .PMA, the default binary and listing filenames are <u>suffixed</u> by .BIN and .LIST, respectively. The .PMA form is recommended, both for consistency and for ease of use in subsequent operations such as linking and invoking the resulting programs.

The defaults for both binary and listing filenames can be overridden by specifying different pathnames as arguments to the -BINARY and -LISTING options, respectively. The -LISTING option also accepts TTY as an argument to cause the assembly listing to appear at your terminal.

FILE USAGE

Three files may be involved during an assembly:

<u>File Type</u>	PRIMOS File unit
Source	1
Listing	2
Binary	3

PMA automatically opens files for listing and binary output. They are closed at the termination of each assembler run.

The PRIMOS commands LISTING and BINARY permit you to concatenate two or more listing files, and two or more binary files, respectively. These commands, when used before a series of PMA invocations, open file units 2 (for the listing file) and 3 (for the binary file). The assembler uses them to write the files, and leaves them open when it returns control to PRIMOS. Each subsequent invocation of the assembler appends its listing and binary outputs to those already written. The files can be closed by use of the PRIMOS CLOSE command. Refer to the <u>PRIMOS</u> <u>Commands Reference Guide</u> for descriptions of these commands.

ASSEMBLER MESSAGES

After the assembler processes a program's END statement, it prints a message, terminates assembly, and returns control to PRIMOS command level. The message contains a decimal error count, the assembler version number, and a copyright statement:

<nn> ERRORS [PMA <version> Copyright (c) Prime Computer, Inc. <year>]

LISTING FORMAT

Figure 2-1 shows a section of a typical assembly listing and illustrates the main features.

When the assembly listing file is printed using the SPOOL command with no options, each page begins with a header and contains a page number. (Some Spooler options disable headers and pagination; refer to the description of the SPOOL command in the <u>PRIMOS Commands Reference</u> <u>Guide</u>.) The first statement in a program is used as the initial page header. If column 1 of any source statement contains an apostrophe ('), columns 3 through 80 of that statement become the header for all pages that follow, until a new header is specified.

At the end of the assembly listing appears a cross reference table containing each symbol's name (in alphabetical order), the symbol's address value with a code indicating the segment in which it resides, and a list of all line numbers defining or referring to the symbol. The address values are in octal unless the PCVH pseudo-operation specifies hexadecimal listing. Each reference is identified by a four-digit line number. The NLST pseudo-operation suppresses the cross reference listing; the -XREFS option suppresses symbols which have been defined but not used.

	SEG	(0001)	' SA	FIFLE AS	SEMBLER L	TOTTING
	369	(0001)		SEG		
000000:	02.000015	• •	START	LDA	м	
0000001:		(0002)	START	MPY	X	
		• •				
	015414.000017	(0004)		ADL	В	
000004:		(0005)		PIMA		
000005:				STA	OUT	
	061432.0004221			CALL	TODEC	
	001300.0004001			AP	OUT,SL	
	061432.0004241			CALL	TONL	
000014:	000611	(0010)		PRTN		
000015:	000003	(0011)		DATA	3	
000016:	000005	(0012)	х	DATA	5	
000017:	000000	(0013)	В	DATA	10L	
000020:	000012					
		(0014)		LINK		
000400>	000000	(0015)	OUT	DEC	0	
000401>	000000	(0016)	ECB\$	ECB	START	
	000012					
	000011					
	000000					
	177400					
	014000					
	000421	(0017)		END	ECB\$	
000421>	00.000002	A				
000422>	000000.00000B	3				
000424>	000000.000000	2				
TEXT SI2	ZE: PROC 0000	21 LI	NK 000026	STAC	K 000012	
в	000017 0004	0013				
ECB\$	000401L 0016					
M	000015 0002					
OUT	000400L 0006		0015			
START	000000 0002		~~ 1			
TODEC	000000E 0007					
TONL	000000E 0007					
X	000016 0003					
Λ	000016 0003	0012				

[

(

Sample Assembler Listing Figure 2-1

ASSEMBLY LISTING SYMBOLOGY

The first two columns of an assembly listing show the octal representations of the addresses the assembler assigns to each area allocated for storage of machine instruction or data strings, and the generated strings themselves, if any. Appended to each entry in these columns is a code (a blank is considered a code). These codes are described in the following two sections.

Assignment Column Codes

The codes in the first assembly listing column indicate the segment to which the assembler assigns the accompanying generated string. The meanings of the codes are:

: String is assigned to the procedure segment > String is assigned to the linkage segment

The assembler can also allocate space in the stack segment (by a DYNM pseudo-operation); these assignments have no entry in the first column, but have their stack-relative addresses listed in the second column with a blank assignment code.

Instruction and Data Column Codes

The second assembly listing column contains the assembler-generated instruction or data string. Its entries vary in length.

For data strings an entry contains six octal digits and represents one halfword (16 bits) of storage. For pseudo-operations such as DYNM, EQU, ORG, and END, it can also represent a 16-bit quantity that can be interpreted as either a numeric constant or an address, depending on how the assembler uses it. The entry is terminated by a blank.

For generic instructions (those that do not reference memory) an entry contains six digits and represents a 16-bit octal operation code. For memory reference instructions an entry consists of two parts separated by a period. The first part represents the operation code and contains two digits (for short-form instructions) or six digits (for long-form instructions). The second part represents a referenced memory address and is followed by a code indicating the storage class of the addressed item. The codes associated with the instruction and data column have the following meanings:

blank	Addressed item is relative to the current module
A	Addressed item is an absolute number
Е	Addressed item is external to the program
L	Addressed item is relative to the linkage base (LB)
P	Addressed item is relative to the procedure base (PB)
R	Addressed item is relative to a general register
	(I mode only)
S	Addressed item is relative to the stack base (SB)
х	Addressed item is relative to the auxiliary base (XB)

Other Listing Information

The remainder of the assembly listing consists of source program line images and, shown in parentheses, the assembler-assigned line number of each statement. These line numbers are for the benefit of the cross reference listing, described in the next section.

CROSS REFERENCE LISTING SYMBOLOGY

The cross reference listing shows, for each symbol defined or referenced in a program, the symbol name, its storage address and class, and one or more numbers indicating the statement line number in which it is defined or referenced.

The storage class codes that can appear in a cross reference listing are the same as those that can appear in the instruction and data column of the assembly listing; their meanings are also the same.

3 Language Structure

This chapter describes the structure and function of Prime Macro Assembler language statements and the elements with which they are constructed.

The PMA language structure is both flexible and simple. For example, here is a program which includes three pseudo-operations, a machine instruction and a literal.

SEG	Pseudo-operation assemble in V-mode
LDA ='301	Machine instruction with literal operand
CALL TIOB	Pseudo-operation subroutine call (generates machine
	instruction).
END	Pseudo-operation defines end of source code.

LINES

Input to the assembler consists of statement, comment, and header lines. The basic unit of information is the line, which consists of fields separated by spaces. Line syntax is described later in this chapter.

All lines except comment and header lines must be entered in uppercase characters. Comment lines, header lines, and the comment fields of statement lines can be in uppercase or lowercase.

There are three basic line formats:

Comment Line	Column 1 contains an asterisk (*). The entire line is treated as a comment.
Header Line	Column 1 contains an apostrophe ('). The rest of the line is used as a page title for subsequent pages.
Statement	Statements are described in the following sections.

STATEMENTS

Every statement causes the assembler either to generate machine code (instructions or data) or to take some assembler or linker related action.

Statement Types

There are four kinds of statements:

Machine instructions

Generate the instructions and data the program is to execute and use. Machine instructions are fully described in Chapters 8, 9, and 10, and in the <u>Instruction Sets Guide</u>.

Pseudo-operations

Direct the assembler to perform some function during an assembly. With few exceptions, they do not generate machine instructions; they do, however, frequently generate data. Pseudo-operations are described in Chapters 4 through 7.

Macro definitions

Delimit blocks of code or data (or both) that can be called as if they were instructions. This group also contains some pseudo-operations that provide a logic capability within a macro definition block. See Chapter 7.

Macro calls

Invoke code previously defined in macro definitions. These are described in Chapter 11.

Statement Syntax

Statements can have up to four fields, delimited by spaces:

[label] operation [operand]... [comment]

- label The first character of a label must be in column 1 of a line. If a statement does not have a label, the first column must be blank. Labels are from 1 to 32 characters in length. The first character is a letter (A through Z), and the remaining characters can be letters, numerals (0 through 9), the dollar sign (\$), or underscore (_).
- operation The operation field is the only field required in all types of instructions. It contains the mnemonic code for a machine instruction or a pseudo-operation. It is separated from the label field, if any, by one or more spaces.
- operand The number of operands and their meanings are operation-specific. Some statements do not require an operand, while others require one or more. The first operand is separated from the operation code by one or more spaces; multiple operands are separated by commas, and there must be no intervening spaces unless an operand is a literal that contains spaces. Literal operands and operands defining character constants can contain any character in the Prime ECS character set (see Appendix C).
- comments All text following either column 72 or two spaces after the last operand (10 spaces or following a colon in macro calls) is treated as a comment. Comments can contain any character in the Prime ECS character set.

Continuation Lines

Any statement can be interrupted by a semicolon (;) and continued on the next line. Any text following the semicolon is treated as a comment. Processing of the statement continues with the first nonspace character in the following line. Semicolons appearing within comments are not interpreted as continuation indicators. A semicolon that appears as a character in a literal must be preceded by the assembler's escape character, the exclamation point (!).

STATEMENT ELEMENTS

Statement elements -- labels, operation codes, and operands -- are composed of constants and symbols. These are made up of the subset of the printing ASCII characters defined for labels, above. The entire Prime extended character set (Prime-ECS), printing and nonprinting, can be used in comments, macro instruction operands, literals, and constants. Refer to Appendix C for a discussion of Prime-ECS.

Constants

Constants are explicit data values. They are most often used in operands of data-defining pseudo-operations and in literal operands. They can be used to represent bit configurations, absolute addresses, program-relative addresses (displacements), and data. A constant may be any of the following data types:

Decimal Binary Hexadecimal Octal Character Address

Symbols

Symbols are alphanumeric strings which represent locations or data. They may be from 1 to 32 characters in length. The first character must be a letter (A through Z), and the remaining characters may be letters, numerals (0 through 9), the dollar sign (\$), or underscore (_). Symbols containing more than 32 characters are allowed in the source code, but only the first 32 characters are examined by the assembler.

TERMS AND EXPRESSIONS

An operand can be constructed of one or more elements called <u>terms</u>, combined into an <u>expression</u> by use of one or more <u>operators</u>. These are described in this section.

Terms

A term is the smallest element that represents a distinct value. It represents a single precision signed integer and may be a constant or a symbol.

Second Edition

Every term, whether used alone or in an expression, has both a value and a mode. These attributes either are defined by the assembler and related to the procedure, stack, link, or common location counter, or they are inherent in the term itself. Symbols defined by the EQU, SET, and XSET pseudo-operations receive both the mode and the value of the term or expression in their operand fields; labels, at the time of their definition, take the mode and value of the current location counter. Refer to the description of the ORG statement in Chapter 4 for a discussion of how the mode of the location counter is set). Some examples of terms are:

- '123 Octal constant
- C'A' Character (string) constant
- BETA Symbol
- 1.23E2 Invalid because it is a floating point number; it does not have a single precision integer value
- C'ABC' Invalid because the value is too large for 16 bits

<u>Value of a Term</u>: The value of a term is its single precision numeric equivalent. It can represent either an address relative to some base in the program or an absolute number. Some examples of symbolic term definitions, usages, and values are shown below.

Symbol	Usage	Explanation		
LABSYM	LABSYM LDA LOC	LABSYM is a label symbol whose value is the address (program counter value) of the instruction LDA LOC.		
DATSYM	DATSYM DATA '10	DATSYM is a label symbol whose value is the address (program counter value) of the constant '10.		
ADSYM	ADSYM DAC LOC	ADSYM is a label symbol whose value is the address (program counter value) of the address constant LOC.		
ABSSYM	ABSSYM EQU '10	ABSSYM is a symbol whose value is '10.		
CHRSYM	CHRSYM EQU C'A'	CHRSYM is a symbol whose value is A <space> ('140640).</space>		

<u>Mode of a Term</u>: The mode of a term defines whether the value associated with a symbol is absolute or relative to some base. A term can have one of the following modes:

- Absolute The value of the symbol is independent of its position relative to any base. Symbols equated to absolute terms or to the results of expressions involving only absolute terms have a mode of absolute.
- Procedure Relative The symbol is defined relative to the start of the module; it is identified by an asterisk if the current location counter's mode is procedure relative, or by reference to another procedure relative label.
- Common Relative The symbol is defined relative to a data area defined by a COMM pseudo-operation. This data area can be shared by several independently assembled or compiled routines.
- External The symbol is defined in a separately assembled module and is identified in the current module by an EXT pseudo-operation.
- Stack Base Relative The symbol is defined relative to the start of the current program's stack area. Variables defined by the DYNM pseudo-operation or by <u>SB% + value</u> have a mode of stack relative.

Procedure Absolute The symbol is defined relative to the start of the procedure segment and is identified by PB% + value.

- Linkage Base Relative The symbol is defined relative to the start of the program's linkage area and is identified by LB% + value, or * if the current location counter's mode is linkage relative.
- Auxiliary Base Relative The symbol is defined relative to the contents of the auxiliary base register and is identified by <u>XB% + value</u>.

The mode of a term is represented internally in the assembler by a number from 0 through 7. The modes and their numeric equivalents are:

0 Absolute 1 Procedure relative 2 Common 3 External Stack base relative 4 5 Procedure absolute 6 Linkage base relative 7 Auxiliary base relative

A term's mode number can be represented in an assembly statement by prefixing the symbol with a left bracket ([):

[ABC

It is thus possible to determine, for example, whether the mode of the term ABC is stack base relative or linkage base relative by a sequence such as

MODE SET [ABC IF MODE .EQ. 4 statement_1 IF MODE .EQ. 6 statement_2

The assembler generates statement_1 if ABC is a stack based label, or statement_2 if it is a linkage based label.

Refer to the discussion of conditional assembly in Chapter 4 for a description of the use of IF and other conditional statements.

Expressions

Expressions contain one or more terms (constants or symbols) joined by operators. Expressions may contain arithmetic, logical, relational and shift operators.

<u>Arithmetic Operators</u>: Perform addition, subtraction, multiplication, and division operations:

<u>Operator</u>	Meaning	Example	<u>Result (Octal)</u>
+	Addition	' 3+ ' 4	000007
-	Subtraction	10-13	000005
*	Multiplication	' 20* ' 10	000200
1	Division	'23/'10	000002

Division retains only the integer part of the quotient.

Logical Operators: Perform a logical operation on two 16-bit operands:

<u>Operator</u>	Meaning	Example	Result (Octal)
.OR.	Logical OR	'123.OR.'456	000577
.XOR.	Logical Exclusive OR	'123.XOR.'456	000575
.AND.	Logical AND	'123.AND.'456	000002

<u>Relational Operators</u>: Perform a comparison of two 16-bit operands with a result of 0 if false and 1 if true.

<u>Operator</u>	<u>Relation</u>	Example	Result (Octal)
.EQ.	equal	'123.EQ.'123 '123.EQ.'456	000001 000000
.NE.	not equal	'123.NE.'123 '123.NE.'456	000000 000001
.GT.	greater than	'123.GT.'123 '456.GT.'123	000000 000001
.GE.	greater than or equal	'123.GE.'123 '123.GE.'456	000001 000000
.LE.	less than or equal	'123.LE.'123 '123.LE.'456	000001 000001
.LT.	less than	'123.LT.'456 '456.LT.'123	000001 000000

<u>Shift Operators</u>: Perform logical right or left shift of an expression, using the syntax:

argument-expression .LS. shift-count-expression .RS.

<u>Operator</u>	Meaning	Example	<u>Result (Octal)</u>
.LS.	Left Shift	'123.LS.'3	001230
.RS.	Right Shift	'123.RS.'3	000012

Expression Conventions: The following conventions apply to the construction of expressions.

Spaces Operators can be preceded and followed by a single space (more than one space causes the assembler to treat the rest of the line as a comment).

- Signs The operands for arithmetic operators may be signed.
- Operator Priority In expressions with more than one operator, the operator with the highest priority is performed first. In cases of equal priority, the evaluation proceeds from left to right. Parentheses can be used to alter the order of evaluation.

<u>Priority</u>	Operator		
Highest	* /		
	+ -		
	.RS.	.LS.	
		.GE. .LE.	
	.AND.		
	.OR.		
Lowest	.XOR.		

<u>Resultant Mode</u>: For all operations except addition and subtraction, both operands' modes must be absolute; the resultant mode is absolute.

When an addition operator is used, no more than one of the terms can be relative. If one term is relative, the resultant mode is the mode of the relative term; if all terms are absolute, the resultant mode is absolute.

When a subtraction operator is used, one or both terms can be relative. If both are relative, they must be relative to the same base; the resultant mode is absolute. When one term is relative, it must be the first term; the resultant mode is the mode of the relative term.

For multiplication and division, both terms must be absolute; the resultant mode is absolute. For division, if the resultant value is not an integer, the fractional part is discarded and the value is the integer part.

FUNCTIONS OF STATEMENT FIELDS

This section describes the functions of the four fields of all assembly language statements.

Label Field

The label field equates a symbolic name appearing within it to a numeric value. The value can represent either the address of a program element (instruction or data) or a numeric constant. In either case, the value is a 16-bit integer quantity, and can range from 0 through 65535 decimal (0 through 177777 octal), inclusive.

A symbolic name is defined when it appears in a statement's label field. It is referenced when it appears in an operand field. This means that when a symbolic name, or label, appears in the label field, the assembler <u>assigns</u> a value to the name. The value assigned depends on the type of statement. For an instruction statement, the value is the location of the instruction relative to the start of the program. For a psuedo-operation, the value depends on the function of the pseudo-operation (See Chapters 4 through 7 for descriptions of these functions.)

When a label appears in the operand field of a statement, the assembler retrieves the assigned value and substitutes it for the symbolic name. For all machine instructions and most pseudo-operations, the relative placement in a program of statements that define labels and those that reference them is immaterial. A few pseudo-operations, however, require that labels used in their operand fields be defined before they are referenced. These requirements will be indicated where appropriate in the descriptions of pseudo-operations later in this guide.

Operation Field

The operation field of a statement contains the mnemonic operation code of an instruction or a pseudo-operation. An instruction mnemonic causes the generation of a machine instruction; a pseudo-operation mnemonic causes the assembler to take some action which may or may not result in the generation of machine code. An ORG pseudo-operation, for example, causes the assembler to reset its current location pointer to the value specified in its operand field, and assigns that value to the ORG's label if there is one; an EQU pseudo-operation simply assigns a numeric value to a label. A BSS pseudo-operation allocates a specified number of memory locations but does not fill them with anything; a DATA or DEC pseudo-operation allocates memory locations and stores specified values in them.

In an instruction statement, a $\frac{3}{2}$ appended to the mnemonic forces the assembler to generate this instruction in long (32-bit) form, even though it would normally be generated in short form. The $\frac{3}{2}$ notation is valid only in V mode. (Short and long form instructions are described in Chapters 8 and 9.)

A $\underline{\#}$ appended to the mnemonic forces the assembler to generate this instruction in short (16-bit) form, even though it would normally be generated in long form (this can be done only in certain cases; see Chapters 8 and 9 for more information). The # notation is valid only in V mode.

Operand Field

The operand field, for those statements that require one, contains the representation of the program element to be acted upon. For a machine instruction it is normally an address expression, and may include indirection, indexing, and base register references. It can also, in certain cases, contain a numeric constant. Refer to <u>TYPES OF</u> <u>ADDRESSING</u> in Chapter 8 (V mode) or Chapter 9 (I mode) of this guide, and to Chapter 3 of the <u>System Architecture Reference Guide</u>. For pseudo-operations, the operand field performs a wide variety of functions, from defining the values of constants to controlling the actions of the linker after assembly is completed. Chapters 4 through 7 detail the actions and operand requirements of pseudo-operations.

<u>Asterisk in the Operand Field</u>: An asterisk in an operand field has two functions. One is to represent an address relative to the current value of the assembler location counter. When used by itself, its value is equal to the displacement, from the beginning of the procedure or linkage segment, of the statement the assembler is currently processing. It is frequently used along with a numeric increment (*+nn) or decrement (*-nn) to represent a displacement of <u>nn</u> halfwords relative to the current location. The asterisk's other function is to indicate indirection, with or without indexing; in these cases it always appears following an address, possibly along with an index designator. It is separated from the address by a comma. Indirect addressing is described in Chapters 8 (V mode) and 9 (I mode).

Equal sign in the Operand Field: An equal sign defines a literal value that is to be used by an instruction. A literal is represented as a constant preceded by an equal sign. The following examples show the representations of various kinds of literal operands with a load instruction. In each case, what is loaded is the binary equivalent of the literal operand. If the binary form does not exactly fill the indicated number of bits, it is right-justified with leading zero bits for numeric literals, and left-justified with trailing space characters for character literals. Floating point literals always take exactly the indicated number of bits.

LDA	=123	decimal literal (16 bits)
LDL	=123L	long decimal literal (32 bits)
LDA	='123	octal literal (16 bits)
LDA	=%110010	binary literal (16 bits)
LDA	=\$2FF	hexadecimal literal (16 bits)
LDA	=C'AB'	character literal (16 bits)
LDL	=C'ABC'	character literal (32 bits), space-filled
LDL	=C'ABCD'	character literal (32 bits)
LDL	=Z'ABC'	character literal (32 bits), zero-filled
LDA	=EXPR	literal whose value is expression; see
		the following text
FLD	=12.3E4	single-precision floating point (32 bits)
DFLD	=12.3D4	double-precision floating point (64 bits)
QFLD	=12.3Q4	quad-precision floating point (128 bits)

When a literal's value is defined by an expression, any symbols in that expression must be defined by EQU, SET, or XSET statements (described in Chapter 4). The expression's mode must be absolute and its value must be one that can be expressed as a 16-bit integer. (Refer to the discussion of terms and expressions, earlier in this chapter.) If SET or XSET is used to define a symbol, the symbol's value is that computed in the most recent SET or XSET defining that symbol.

Note

From the assembler's perspective, the size or type of a data literal does not have to match what is expected by an instruction using the literal. For example, a statement such as LDA =C'ABCD' (a 32-bit literal) is not flagged as an error, although only the first 16 bits of the literal are loaded into the A register (a 16-bit register).

3-12

In V mode, the assembler treats the numeric value of a literal as if it were a label assigned to a constant containing the literal's value. It reserves storage for the constant and stores the constant in that location. The assembler generates the constant's storage address as the operand of the instruction.

In I mode, a number of instructions permit a form of addressing known as <u>immediate</u>. (Refer to <u>Immediate Addressing</u>, in Chapter 9.) If an instruction allows immediate addressing and the literal value is expressible in 16 bits, the literal is stored in the second halfword of the instruction itself; otherwise it is treated and stored as in V mode.

Refer to the descriptions of the RLIT and FIN pseudo-operations in Chapter 5 for information on how and where literals are stored.

Comment Field

The comment field provides space for program documentation. It is generally used to describe the mechanics of a procedure. Unless otherwise noted, any text which begins two or more spaces after the last operand is treated by the assembler as a comment field. In a macro call, a comment field must either begin 10 or more spaces after the last operand, or be preceded by a colon (:).

PSEUDO-OPERATIONS

Pseudo-operation statements provide directions to the assembler or to the linker. Unlike machine instructions, they direct the actions of the assembler itself, rather than the actions of the assembled program. Some pseudo-operations generate machine code, but most do not. Those that do, define and allocate storage for data that the program is to use, in the form of data constants, address constants, or reserved areas for data storage or buffers.

Pseudo-operation functions described in this guide are of several classes. A list of these classes, and the chapters in which their detailed descriptions appear, follows.

Assembly control (Chapter 4) AC AD Address definition (Chapter 5) CA Conditional assembly (Chapter 4) DD Data definition (Chapter 5) \mathbf{LC} Listing control (Chapter 4) Literal control (Chapter 5) \mathbf{LT} Loader control (Chapter 6) LO MD Macro definition (Chapter 7) PLProgram linking (Chapter 6) SA Storage allocation (Chapter 5) SD Symbol definition (Chapter 4)

Table 3-1 contains an alphabetical listing of all the pseudo-operations, their functional class and their restrictions, if any.

All pseudo-operations have an operation field; most also have an operand field, separated from the operation field by spaces. Labels are usually optional, but some pseudo-operations either require a label to be present, or prohibit it.

The operation field contains the mnemonic name that identifies the pseudo-operation.

The operand field, for those pseudo-operations that require one, can contain one or more terms separated by single spaces or commas. Terms can be constants, symbols, or expressions as defined earlier in this chapter. In certain operations, such as BCI, terms can also consist of ASCII character strings.

Address expressions are evaluated as 16-bit integer values and used as a 16-bit memory address, unless otherwise stated. Certain statements (DAC and XAC) accept indirect addressing and indexing symbols. These are interpreted according to the addressing mode in effect when they are encountered.

Table 3-1 Pseudo-Operation Summary

~

Name	Function	<u>Class</u>	Comment
AP	Argument pointer	AD	
BACK	Loop back	CA	Macro definition only
BCI	Define ASCII string (blank fill)	DD	-
BCZ	Define ASCII string (zero fill)	DD	
BES	Allocate block ending with symbol	SA	
BSS	Allocate block starting with symbol	. SA	
BSZ	Allocate block set to zeros	SA	
CALL	External subroutine reference	PL	
CENT	Conditional entry	LO	
COMM	FORTRAN compatible common	SA	
D32I	Use 32I address mode	LO	
D64V	Use 64V address mode	LO	
DAC	Define 16-bit address constant	DD	
DATA	Define data constant	DD	
DEC	Define decimal integer constant	DD	
DFTB	Define table block	CA	
DFVT	Define value table	CA	
DUII	Define UII	LO	
DYMN	Define stack-relative symbol	SD	
DYNT	Direct entry definition	PL	
ECB	Entry control block	PL	
EJCT	Eject page	LC	
ELM	Enter loader mode	LO	
ELSE	Reverse conditional assembly	CA	
END	End of source statements	AC	
ENDC	End conditional assembly area	CA	
ENDM	End macro definition	MP	Macro definition only
ENT	Define entry point	PL	-
EQU	Fixed symbol definition	SD	
EXT	External reference	PL	
FAIL	Force error message	CA	
FIN	Insert literals	LT	
GO	Forward reference	CA	
HEX	Define hexadecimal integer constant		
IFTT	If table true	CA	
IFTF	If table false	CA	
IFVT	If value true	CA	
IF	If true	CA	
IFx	Arithmetic conditional if	CA	
IP	Indirect pointer	AD	
LINK	Put code in linkage segment	AC	
LIR	Load if required	LO	
LIST	Enable listing	LC	
LSMD	List macro expansions data only	LC	
LSTM	List macro expansions	LC	

Name	Function	<u>Class</u>	Comment
MAC	Begin macro definition	MP	Macro definition only
NLSM	Don't List macro expansions	LC	2
NLST	Inhibit listing	LC	
OCT	Define octal integer constant	DD	
ORG	Define origin location	AC	
PCVH	Print cross reference values in HEX	LC	
PROC	Put code in procedure segment	AC	
RLIT	Optimize literals	\mathbf{LT}	
SAY	Print message	MP	
SCT	Select code within macro	MP	
SCTL	Select code from macro list	MP	
SEG	Segmentation assembly V-mode	AC	Must be first statement in source program
SEGR	Segmentation assembly I-mode	AC	Must be first statement in source program
SET	Changeable symbol definition	SD	
SETB	Set base sector	LO	
SUBR	Define entry point	PL	
SYML	Allow eight-character symbols	PL	
VFD	Define variable fields	DD	
XAC	External address definition	AD	
XSET	Changeable symbol defintion	SD	

Table 3-1 (continued) Pseudo-Operation Summary

MACHINE INSTRUCTIONS

Machine instruction statements generate the instructions that the assembled program is to execute. Machine instructions described in this guide are divided into several groups:

- Generic
- Branch and jump
- Memory reference
- Decimal
- Floating point
- Character
- Process control
- Restricted

All machine instructions are described in Chapters 8, 9, and 10 (for V, I, and IX modes respectively). A summary chart of all instructions for these modes is given in Appendix B.

RECOMMENDED PROGRAM STRUCTURE

PMA makes using the segmented architecture easy. The programmer can write straightforward code, such as LDA ADDR; the assembler, depending on the definition of ADDR, may generate a short or long instruction and may reference the stack area, the linkage area, the procedure area, or a temporary area. This is possible because symbols, during assembly, carry a great deal of state information with them.

The structure of a V-mode or I-mode program should reflect the system architecture design for the separation of code and data. The recommended structure is:

Prologue

SEG/SEGR	Indicates segmented addressing in V/I mode
RLIT	Puts literals in the procedure area
COMM	Declares FORTRAN-compatible COMMON areas
ENT	Declares entry point(s) to this program

Procedure/Stack Area

Executable code and dynamic storage

Data Area

- LINK Defines linkage area containing static variables
- ECB Declares entry control block for this program

End

END Terminates assembly

All of the above declarations are pseudo-operations. Descriptions of these and other pseudo-operations appear in Chapters 4 through 7 of this guide.

4 Code Generation Pseudo-Operations

This chapter describes a group of pseudo-operations that control such things as the placement of generated code within a program (AC), equating symbols to absolute numeric values (SD), and conditional assembly of blocks of statements (CA). Assembly listing control pseudo-operations (LC) are also included in this chapter.

ASSEMBLY CONTROL PSEUDO-OPERATIONS (AC)

Assembly control pseudo-operations affect the placement of generated code and the addressing mode in which it is generated. The statements in this group are listed below.

Name	Function	Restrictions
END	End of source statements.	
LINK	Put code in linkage segment.	
ORG	Define origin location.	
PROC	Put code in procedure segment.	
SEG	Segmented assembly (V mode).	Must appear before any generated code.
SEGR	Segmented assembly (I mode).	Must appear before any generated code.

[label] END [address-expression]

Terminates assembly of the source program. All literals accumulated since either the start of the program, or the last FIN statement, are assigned locations starting at the current location count. Refer to FIN and RLIT pseudo-operations in Chapter 5 for specific information on how these statements can affect literal placement.

The label field is permitted, but it serves no useful purpose and is usually omitted. While <u>address-expression</u> is indicated as optional, it is required for a main program, that is, the module that contains the entry point of the executable program called from the command processor. The address expression is the label specified in the ECB statement that defines the entry control block for this program. The typical sequence is:

BEGIN first executable instruction . . . LINK static data declarations . . . ECB_LOC ECB BEGIN END ECB_LOC

End statements for modules called as subroutines do not need an operand; these modules' entry points are declared in any of several ways, as described in Chapter 12, USING SUBROUTINES.

LINK

Places subsequent code in the linkage segment. The assembler's location counter mode is set to linkage relative and its value is set to one more than the highest value previously used in the linkage area. It starts at linkage-relative address '400. Linkage-relative mode is terminated by a PROC or COMM pseudo-operation.

The LINK pseudo-operation requires neither a label field nor an operand field.

[label] ORG address-expression

Sets the assembler location counter equal to the mode and value of <u>address-expression</u>. Symbolic terms in the expression must have been previously defined. An expression containing an asterisk sets the mode and value to the current mode and value of the current location counter. The value may be modified by any terms that have absolute values, such as constants or symbols equated to constants.

The mode of the address expression may be absolute, procedure relative, linkage relative, or common, depending on the mode that was in effect when any symbolic term in <u>address-expression</u> was defined. The value of the location counter is set to the value of the address expression. If the mode of the address expression is absolute, then the mode of the location counter remains unchanged. In all other cases, whether relative, linkage, or common, both the mode and the value of the location counter are set to that of the address expression.

If a label appears in the label field, both the value and mode of the address expression are assigned to that label.

Be careful, when using an ORG statement in the procedure segment, that the preceding executable code is terminated by some kind of control transfer instruction such as a branch or jump; otherwise it is possible for execution to fall into an area containing data or uninitialized memory. If this happens, run-time errors such as ILLEGAL INSTRUCTION or ACCESS VIOLATION are likely to result.

PROC

Places subsequent code in the procedure segment. The assembler's location counter mode is set to procedure relative and its value is set to one more than the highest value previously used in the procedure segment. It begins at procedure-relative address 0 (zero). Procedure-relative mode is terminated by a LINK or COMM pseudo-operation.

The assembler's location counter mode is procedure-relative by default at the beginning of an assembly.

The PROC pseudo-operation requires neither a label field nor an operand field.



Directs the assembler to create a segmented V-mode program. SEG must appear before any instruction, pseudo-operation, or macro call which generates instructions or data.

PURE and IMPURE are used only in a program that is to be linked by the BIND linker; they are ignored for programs linked by the SEG loader. (See Chapter 13, Linking and Loading, for more information on SEG and BIND.) PURE is the default, and need not be used if no locations within the procedure segment are modified by the program. IMPURE is required if the program modifies locations within the procedure segment. BIND in this case creates an impure (nonshared) procedure segment; that is, when both pure and impure procedures are linked in a single BIND run, separate shared and nonshared segments result.

SEG has the following effects:

- Sets the assembler into a three-pass mode, so that it can optimize stack and link frame references.
- Sets the instruction and address resolution mode to 64V.
- Initializes the assembler location counter to procedure relative zero.

SEGR PURE

Directs the assembler to create a segmented I-mode program. SEGR must appear before any instruction, pseudo-operation, or macro call which generates instructions or data.

See the description of the SEG statement above for a discussion of the PURE and IMPURE operands.

SEGR has the following effects:

- Sets the assembler into a three-pass mode so that it can optimize stack and link frame references.
- Sets the instruction and address resolution mode to 321.
- Initializes the assembler location counter to procedure relative zero.

CONDITIONAL ASSEMBLY PSEUDO-OPERATIONS (CA)

Conditional assembly pseudo-operations permit the selective inclusion or omission of one or more program statements, depending on a true/false condition test using internal assembler variables.

The statements in this group are listed below.

Name	Function	Restrictions
BACK	Loop back.	Macro definition only
DFTB	Define a symbol table	
DFVT	Define a value table	
ELSE	Start FALSE conditional assembly block	
ENDC	End conditional assembly block	
FAIL	Force error message	
GO	Skip forward	
IF	Start TRUE conditional assembly block	

IFx Start TRUE conditional assembly block

[label-1] BACK [TO] label-2

Directs the assembler to repeat source statements that have already been assembled, beginning with the statement specified by <u>label-2</u>. <u>label-1</u> and TO are optional (TO is used only to improve readability).

The operand <u>label-2</u> must have been previously defined. It must appear in the label field of a SET statement whose operand is an asterisk (*). The correct sequence of statements is shown on the next page.

BACK statements are permitted only within a macro definition. They are normally used after one of the forms of IF pseudo-operations described below. Both BACK and <u>label-2</u> must lie within the same MAC-ENDM range. (See Chapter 7 for descriptions of MAC and ENDM pseudo-operations.) The relationship between SET and BACK statements is shown in the following structure.

MACNAME MAC label SET • • code to be repeated • • • . IFx condition go back if condition true BACK label ELSE/ENDC required with IFx • . ENDM

label DFTB (symbol-1, expression-1)[...]

Creates a table of symbols and their associated values. The symbol table is used in conjunction with the IFTF and IFTT statement (described later in this section). <u>label</u> is the table name, and <u>symbol-1</u> is the name of a symbol whose value is an absolute number defined by <u>expression-1</u>. The symbols defined in a DFTB statement can be the same as symbols defined by instruction or other pseudo-operation statements; for example:

А	EQU	5
х	DFTB	(A,1),(B,5),(C,3)
Х	LDA	А

There is no conflict between the As and Xs defined within the DFTB and those defined outside it.

If a DFTB statement has the same label as a previous DFTB statement, the contents of the second DFTB are appended to that of the first. If the same symbol occurs in both, the value associated with the second occurrence replaces that of the first.

label DFVT (expression-1, expression-2)[, ...]

Creates a table of locator values and substitution values. The value table is used in conjunction with the IFVF and IFVT statement

Second Edition

(described later in this section). <u>label</u> is the table name; <u>expression-1</u> is a locator value and <u>expression-2</u> is a value to be substituted.

ELSE

Causes the inclusion of statements following the ELSE if the result of a previous IFx statement (any IF with a qualifier appended, such as IFP or IFVT) is false. Statements are included until the matching ENDC statement is reached. A matching ENDC is one that is at the same nesting level as its corresponding IFx statement. ELSE statements that lie within IFx-ENDC pairs nested within the current level are ignored.

► ENDC

Defines the end of a conditional assembly area started by an IFx statement. Every IFx statement must have a matching ENDC.

FAIL

Generates an F error in the assembly listing. You can use FAIL statements to indicate a failure in the logic controlling a block of conditionally assembled code. Embed a FAIL statement between IFx and ELSE statements or between ELSE and ENDC statements; the FAIL message is displayed if the wrong block of code is assembled, indicating a failure in the logic of the IFx condition during assembly.

GO [TO] label

Causes the assembler to skip all subsequent statements until a statement having the specified <u>label</u> is found. Assembly continues at the labeled statement.

The GO statement is typically used in conjunction with a simple or structured IF statement (described below). The GO statement's operand must point <u>forward</u> to the destination label. The destination label must be within the same MAC-ENDM range as the GO statement. An error condition exists if the assembler reaches an END, MAC, or ENDM statement before finding the specified label.

[label] IF logical-expression, statement

This form of IF is known as a <u>simple IF</u>. It conditionally assembles <u>statement</u> based on the result of a test. The label is optional.

The operand consists of a logical expression followed by a statement. If the expression is true, the statement is assembled; otherwise the statement is ignored and the next line is processed. The operand of the IF statement cannot be continued onto the following line, because the skip-if-false condition proceeds to the next physical rather than logical line. Here is an example of a simple IF statement:

VALUE SET 0 IF VALUE.EQ.0, DATA C'SUCCESS' VALUE SET 1 IF VALUE.EQ.0, DATA C'FAILURE'

The data constant SUCCESS is generated for the first IF, since VALUE has been set to zero by the SET statement, and the IF tests true. FAILURE is not generated, since VALUE has been set to 1; the second IF therefore tests false and skips the DATA statement.

The six possible logic conditions are:

expression_1.EQ.expression_2	<pre>expression_1 equal to expression_2</pre>
expression_1.GE.expression_2	<pre>expression_1 greater than or equal to expression_2</pre>
expression_1.GT.expression_2	<pre>expression_1 greater than expression_2</pre>
expression_1.LE.expression_2	<pre>expression_1 less than or equal to expression_2</pre>
expression_1.LT.expression_2	<pre>expression_1 less than expression_2</pre>
expression_1.NE.expression_2	<pre>expression_1 not equal to expression_2</pre>

The periods before and after the condition codes are part of the codes, and must be entered as shown. Single spaces can be used between <u>expression_1</u>, the condition code, and <u>expression_2</u> to improve readability.

[label] IFx logical-expression

This form of IF is known as a <u>structured IF</u>. It requires the structure shown on the following page. The label is optional. The variant \underline{x} can have one of the values: M, N, P, Z, TF, TT, VF, or VT; the meanings of these values are given after the structure description.

[label] IFx logical-expression • . assemble this code if condition is true . . • . [ELSE assemble this code if condition is false .] • ENDC • • . continue with non-conditional assembly . . .

The ELSE part of the structure can be omitted if, for the false condition, there is no conditional code to assemble. Assembly then continues with the nonconditional code following the ENDC statement.

For every IFx statement there must be a matching ENDC statement. IFx-ENDC pairs can be nested within each other. The nesting depth count is checked even in sections of code that are being skipped because of a nested IFx-ENDC block.

There are four expression magnitude variants to the IFx statement:

VariantMeaningIFMexpression value is minus (< 0)</td>IFNexpression value is not zeroIFPexpression value is plus (> 0)IFZexpression value is zero

Four additional structured IF statements take actions based on the presence or absence of symbols and values in tables defined by DFTB and DFVT statements.

The general form is:

label	IFx	symbol	(for	IFTF	or	IFTT)
label	IFx	value	(for	IFVF	or	IFVT)

- IFTF Search for <u>symbol</u> in the table defined by a DFTB statement whose name is <u>label</u>. (The labels on the DFTB and the IFTF statements must match.) If the symbol is not found, assemble the code <u>up to</u> the matching ELSE or ENDC. If the symbol is found, put its value in assembler attribute #124 and assemble the code <u>following</u> the matching ELSE or ENDC.
- IFTT Search for <u>symbol</u> in the table defined by a DFTB statement whose name is <u>label</u>. (The labels on the DFTB and the IFTT statements must match.) If the symbol is found, put its value in assembler attribute #124 and assemble the code <u>up to</u> the matching ELSE or ENDC. If the symbol is not found, assemble the code following the matching ELSE or ENDC.
- IFVF Search for a locator value matching <u>value</u> in the table defined by a DFVT statement whose name is <u>label</u>. (The labels on the DFVT and the IFVF statements must match.) If the value is not found, assemble the code <u>up to</u> the matching ELSE or ENDC. If the value is found, put its substitution value in assembler attribute #124 and assemble the code <u>following</u> the matching ELSE or ENDC.
- IFVT Search for a locator value matching <u>value</u> in the table defined by a DFVT statement whose name is <u>label</u>. (The labels on the DFVT and the IFVF statements must match.) If the value is found, put its substitution value in assembler attribute #124 and assemble the code <u>up to</u> the matching ELSE or ENDC. If the value is not found, assemble the code following the matching ELSE or ENDC.

In all of the above cases, the assembler can retrieve the value placed in attribute #124 in a (logically, not necessarily physically) later instruction or pseudo-operation by coding #124 as its operand. Thus, the sequence

SYMTAB	DFTB	(X,2)
VALTAB	DFVT	(1,5)
•	•	•
•	•	•
SYMTAB	IFTT	Х
VAL_1	SET	#124
	ENDC	
VALTAB	IFVT	1
VAL_2	SET	#124
	ENDC	
•	•	•
•	•	•

sets VAL_1 to 2 as a result of looking up the symbol X in table SYMTAB, and sets VAL_2 to 5 as a result of locating the value 1 in VALTAB and using its substitution value 5.

Second Edition

SYMBOL DEFINING PSEUDO-OPERATIONS (SD)

Labels used to represent addresses are usually defined when they appear in the label field of an instruction or pseudo-operation statement. Symbols so defined are given the procedure-relative, link-relative, or common-relative mode and the value of the location counter at that location. The EQU, SET and XSET statements make it possible to equate symbols to any numeric value, including values that lie outside the range of addresses in a program.

The following symbol-defining pseudo-operations are described in this section.

Name Function

DYNM Declare stack-relative data or address constant

EQU Symbol definition

SET Symbol definition

XSET Symbol definition

DYNM

The DYNM pseudo-operation is used to define both the label and the length of a data or address constant; the constants are allocated in a stack frame. Refer to Chapter 8 of the System Architecture Reference Guide for a description of stacks and procedure calls.

One use of DYNM is to provide communication between a calling program and a called program so that arguments can be passed from one to the other. DYNM is used in the procedure segment of the <u>called</u> program to provide space for pointers created by the calling program's CALL pseudo-operation. These pointers accommodate the addresses of the calling program's arguments. The called program then references the arguments indirectly through the pointers, as shown in the example on the following page. * × CALLED PROGRAM THAT ADDS TWO NUMBERS × AND RETURNS THE SUM * SEG SUBR ADD, ECBADD IDENTIFIES ROUTINE FOR LINKER ADD ARGT REQUIRED FOR ARGUMENT PASSING LDA QS,* LOAD FIRST NUMBER RS,* ADD ADD SECOND NUMBER STA SUM,* STORE SUM RETURN TO CALLER PRTN DYNM POINTER TO FIRST NUMBER QS(3) DYNM POINTER TO SECOND NUMBER RS(3) DYNM POINTER TO SUM SUM(3) LINK ECB ECBADD ADD,,QS,3 END

The calling program contains a call sequence such as:

CALL	ADD	
AP	NUM_1,S	FIRST NUMBER
AP	NUM_2,S	SECOND NUMBER
AP	TOTAL, SL	SUM

in which NUM_1 corresponds positionally to QS in the called program ADD, NUM_2 corresponds to RS, and TOTAL to SUM. The argument names, as can be seen in this example, do not need to be the same; the order of the APs and their corresponding DYNMs, however, must agree, and they must both be contiguous.

The CALL statement initiates the creation of the pointers in the stack frame of the called routine and the ARGT instruction in the called routine completes the process. The called program's ECB operands include the label of the first argument pointer (QS) and the number of arguments expected (3). Refer to the description of the ECB pseudo-operation in Chapter 6 for a fuller discussion of ECBs.

DYNM also identifies and allocates any other temporary space needed for data used wholly within the called program, and only for the duration of the program's execution. This data is dynamic in that PRIMOS allocates space for it when the program is called, and deallocates it when the program returns to its caller.

Each DYNM statement must define the size of the item being allocated. This is the function of the number in parentheses following the data name. Argument pointers are always defined as three halfwords long; other items can be of any length suitable to their purposes. If a length is not specified, it defaults to one halfword (16 bits).

Second Edition

EQU, SET, and XSET

These pseudo-operations equate a label with an absolute number. There are two permissible formats:

Format 1:

symbol { EQU
SET
XSET } absolute-expression [,symbol = absolute-expression] ...

Format 2:

EQU
SET
XSET
Symbol = absolute-expression, ...

In format 1, the symbol in the label field is equated to the absolute expression, which may be any expression that is valid in the current addressing mode. Any symbols used in the expression must already be defined. The label field is required.

Format 1 can include one or more <u>symbol = value</u> expressions, enabling several symbols to be defined by one EQU, SET, or XSET statement.

In format 2, equality expressions in the operand field assign numeric values to symbols. This format allows one or more equality expressions, separated by commas.

EQU, SET, and XSET all perform the same functions; however, a symbol defined by EQU cannot be redefined, while a symbol once defined by SET or XSET can be redefined by subsequent SET or XSET statements without causing an error message.

EQU statements are normally used outside of conditional assembly and macro definition blocks; SET and XSET are useful within these blocks when a label needs to be equated to different values under different conditions. SET, for example, can be used to increment or decrement a counter used by an IF/BACK sequence controlling repeated generation of a block of statements in a macro definition, as shown on the following page.

MACNAME	MAC		
•	•		
•	•		
COUNT	SET	5	INITIALIZE COUNT
REPT	SET	*	
•	•	•	
•	•	•	
code	to be	repeated	
•	•	•	
•	•	•	
	SET	COUNT=COUNT-1	DECREMENT COUNT
	IFN	COUNT	REPEAT IF COUNT
	BACK	REPT	NOT ZERO
	ENDC		
•	•	•	
•	•	•	
	ENDM		

The only difference between SET and XSET is that symbols defined by XSET do not appear in the assembler's cross reference listing.

LISTING CONTROL PSEUDO-OPERATIONS (LC)

The listing control pseudo-operations are used to control the contents of the assembler listing. They include the statements in the following list.

- Name Function
- EJCT Eject page
- LIST Enable listing
- LSMD List macro expansions
- LSTM List macro expansions with logic control lines
- NLSM Don't list macro expansions
- NLST Inhibit listing
- PCVH Print cross reference values in hexadecimal

4-14

EJCT

Causes the listing device to eject the page (execute a form feed), print the current page header and page number, and feed three blank lines before resuming the listing. This function is operable only with devices having a mechanical form feed capability, such as a line printer. Also, if the listing is printed via the SPOOL command, the SPOOL options used may affect the printing of the page header and page number. Refer to the description of the SPOOL command in the <u>PRIMOS</u> <u>Commands Reference Guide</u> for details.

LIST

Lists all statements except those generated by macro expansions. Since this is the assembler's default mode, a LIST statement is not required unless an NLST statement has previously inhibited listing.

LSMD

Lists macro call statements plus macro-generated instructions and data.

LSTM

Lists macro call statements plus all macro-generated lines, including logic control lines such as such as SET, GO, IF, and BACK.

NLSM

Inhibits listing of statements generated by macro expansion. Only the macro call is listed. NLSM is overridden if the -EXPLIST command line option is specified when the assembler is invoked (see Chapter 2). NLSM also suppresses the listing of local variables (those preceded by &) in the assembler's cross reference listing.

NLST

Inhibits listing of all subsequent statements until a LIST statement is encountered. NLST is overridden if the -EXPLIST command line option is specified when invoking the assembler (see Chapter 2).

LIST and NLST may be used together in source text to select sections to be listed. The LSTM, LSMD, and NLSM statements provide control of listing for macro definitions.



Prints symbol values in the cross reference in hexadecimal instead of octal.

.

5 Constant Definition Pseudo-Operations

This chapter describes a group of pseudo-operations that create static data and data areas of various kinds that the machine instructions will use for computation and data storage. This group includes four classes of pseudo-operations that perform address definition (AD), data definition (DD), literal control (LT), and storage allocation (SA) functions.

Two kinds of static data are discussed in this chapter: <u>address</u> <u>constants</u> and <u>data constants</u>. Address constants are used primarily for indirect addressing. (See <u>TYPES OF ADDRESSING</u> in Chapters 8 and 9 of this guide, and the <u>System Architecture Reference Guide</u> for fuller discussions of addressing.) Data constants are numeric or alphanumeric entities that the program uses for computation and display purposes. These are described in detail later in this chapter.

A third kind of data, the literal constant, is not generated by a pseudo-operation, but by being used in the operand field of a machine instruction. Refer to <u>Operand Field</u> in Chapter 3 for a description of literal constant formats.

There are two literal-related pseudo-operations, whose function is to determine where in the assembled program the constants will be stored; that is, whether they will be stored in the procedure segment or in the linkage segment. These are described later in this chapter.

One other group of pseudo-operations reserves a specified number of locations for such things as input and output buffers and temporary storage areas. These do not load anything into the areas; they simply reserve space and assign the label, if any, to the space.

ADDRESS DEFINITION PSEUDO-OPERATIONS (AD)

This group of pseudo-operations creates address constants that statements can use for indirect addressing, subroutine argument passing, and temporary storage of addresses.

Name	Function
AP	Argument pointer template
DAC	Local address definition
IP	Indirect pointer
XAC	External address definition



[label] AP address-expression [,modifier]

The AP pseudo-operation generates a template in the form used by the Procedure Call instruction (PCL) to create indirect pointers for subroutine argument passing via the subroutine's stack frame. <u>address-expression</u> is an argument label, written in any V-mode or I-mode memory reference format except indexed.

modifier controls the storage of address-expression as follows:

S Set argument store bit. SL Set argument store bit. Last argument. *S Set argument store bit. Argument is indirect. *SL Set argument store bit. Argument is indirect and last. * Intermediate indirect argument. Do not store.

Indirect argument pointers and argument templates are described in detail in Chapter 8 of the System Architecture Reference Guide.

[label] DAC address-expression

The DAC pseudo-operation generates a 16-bit address constant, containing the address represented by <u>address-expression</u>. An instruction can use the address constant as an indirect pointer to a location within the same segment as the instruction. When used for indirection, the DAC operand must be direct and the referencing instruction must be in short (16-bit) form; that is, its operation code must include a terminating **#** sign. Its operand can be indirect or indirect indexed.

	LDA# LDA#	ADCON,* ADCON,*X	or
	•	•	
	•	•	
ADCON	DAC	TABLE	
TABLE	DEC	0	
	DEC	1	
	•	•	
	•	•	

The address expression (TABLE in the above example) is the label of a location within the segment. When a DAC defines an indirect pointer, its argument must be direct, since V mode and I mode allow only one level of indirection, and that level is used in the referencing instruction. Refer to the discussion of indirect addressing in Chapter 8 of this guide.

If a DAC simply defines a storage location for an address, that address can be direct or indirect in both V mode and I mode. In V mode only, the address can also be indirect post-indexed by X.

The DAC statement can also provide storage space in a subroutine called by a JST instruction (in V mode only). In this usage it allocates storage for the address to which control is to return after the subroutine completes execution. (Refer to the description of the jump-and-store instructions in Chapter 8.) It must appear immediately before the first executable instruction of the subroutine, in the following form:

label DAC **

In this case, <u>label</u> is required, and is the label used in the operand field of the JST instruction. This subroutine calling technique is valid only in nonshared segments; that is, the program must be linked by the SEG loader, or, if it is linked by BIND, the procedure segment must be designated as impure. (See the description of the SEG or SEGR pseudo-operation in Chapter 4.)

[label] IP address-expression

The IP pseudo-operation generates a 32-bit V-mode or I-mode indirect pointer containing the address represented by <u>address-expression</u>. It is functionally the same as the DAC in indirect addressing, but it can refer to locations outside the referencing segment. <u>address-expression</u> can be any of the following: procedure relative, linkage relative, common, or external. This means that <u>address-expression</u> can contain a label defined when the assembler's location counter mode is procedure-relative, linkage-relative, or common-relative, or when the label is defined in an EXT pseudo-operation. The linker supplies the value of the pointer.

IPs, unlike DACs, should not appear in the procedure segment, but in the linkage segment (that is, following a LINK pseudo-operation). Otherwise, an error will result during linking of the assembled program.

[label] XAC symbol

The XAC pseudo-operation generates a 16-bit pointer containing the address of <u>symbol</u>, which is defined in an external module. The symbol name may be the same as a local symbol without conflict. XAC is like DAC except that it references external symbols. The address of the external symbol is supplied by the linker.

Because the pointer is only 16 bits long, the module containing the definition of the external symbol must be linked into the same segment as the referencing module.

DATA DEFINITION PSEUDO-OPERATIONS (DD)

This group of pseudo-operations allocates space for and initializes data constants to known starting values. Data can appear in any program segment. However, it is important to note that no data that the program will modify (by storing into it or performing arithmetic, logical, or character operations on it) should ever appear in a procedure segment, which in V mode and I mode is considered to be a pure segment. No assembler or linker error messages are generated if this rule is violated, but a run-time error (access violation) will occur if the program is linked with BIND and invoked by the RESUME command.

For coding convenience, the assembler accepts a variety of data declaration formats. Simple coding conventions allow the programmer to use decimal, octal, hexadecimal, and binary integers, decimal floating point, and character constants. The assembler interprets the notation and generates one or more data elements in the proper internal binary format.

The following pseudo-operations define data constants.

Name	Function
BCI	Define character constant (space fill)
BCZ	Define character constant (null fill)
DATA	Define numeric or character constant
DEC	Define numeric constant
HEX	Define hexadecimal integer constant
OCT	Define octal integer constant
VFD	Define variable fields

[label] BCI 'string'
[label] BCI n,string
[label] BCZ 'string'

Loads character strings by packing the specified characters two per halfword, starting with the leftmost 8 bits. Assembled halfwords are loaded starting at the current location, and <u>label</u> is assigned the current location's value.

If the \underline{n} , is omitted, the length of the string within the delimiter characters determines the number of halfwords to allocate. In a BCI of this form, the string must begin and end with a pair of nonnumeric characters which do not appear in the string itself. A string can be up to 72 characters long.

The single quote is the typical delimiter, but if it appears in the string, then some other character such as a slash (/) or double quote (") can replace it:

CONS1 BCI 'PRIME COMPUTER' CONS2 BCZ /YOU'RE OUT!/

The BCI packs 14 characters into 7 halfwords whose contents are PR, IM, E<space>, CO, MP, UT, and ER. The BCZ packs 11 characters into 6 halfwords, the last of which is padded on the right with a null.

Both BCI and BCZ pad on the right when the string contains an odd number of characters. BCI pads with a space character ('240), while BCZ pads with a null character ('000).

When the \underline{n} , is included (valid only for BCI), it defines the number of halfwords to allocate. The constant can consist of any number of characters up to twice the value of \underline{n} . If the constant is fewer than $2 * \underline{n}$ characters long, the assembler pads the \underline{n} unused halfwords on the right with the appropriate number of spaces:

```
CONS3 BCI 3,HI
CONS4 BCI 20,
```

The first BCI loads HI into the first of three halfwords, padding the second and third with spaces. The second BCI loads 20 halfwords with spaces; this technique is useful for reserving a buffer initialized to spaces. Note that when \underline{n} , is present, no delimiters are used around the string.

[label] DATA constant(s)

The DATA pseudo-operation can be used in a variety of ways to define almost any form of constant or group of constants. Data items are stored starting at the current location, and <u>label</u> is assigned the value of the current location.

<u>Character Constants</u>: The DATA statement can define one or more character constants in one of the following forms:

```
[label] DATA j'string'
[label] DATA n(j'string')
```

where <u>j</u> specifies the justification within the allocated halfwords if the length of <u>string</u> is odd; <u>j</u> is either C or R, for left or right justification, respectively. If C is used, <u>string</u> can be up to 32 characters long; if its length is odd, it is padded on the right with a space. If R is used, <u>string</u> can be only one character; the leftmost byte is null ('000).

 \underline{n} specifies the number of occurrences of the constant to generate. If \underline{n} is used, the string specification must be enclosed in parentheses.

The only valid delimiter in a string-defining DATA statement is the single quote. Therefore, a DATA statement cannot define a string containing a single quote; use the BCI statement as shown previously.

In both of the above forms, <u>label</u> is assigned the memory location of the first halfword allocated for the string.

A group of character constants (not all the same) can be generated by a DATA statement of the following form:

[label] DATA constant-1, constant-2,...

where $\underline{constant-n}$ can assume either of the forms shown in the DATA statement descriptions previously shown. The following is a valid DATA statement:

CONS5 DATA C'HI', R'X', 3(C'HELLO')

The generated constants consist of one occurrence of HI, one occurrence of <null>X, and three occurrences of HELLO<space>.

<u>Integer Constants</u>: The DATA statement can generate decimal, octal, hexadecimal, and binary integer constants in either 16-bit or 32-bit form. The form of the statement is:

number [label] DATA [k] +number [L] -number

<u>k</u> defines the base of the number to its right: if it is omitted, the base is decimal; a single quote (') indicates octal; a dollar sign (\$) indicates hexadecimal; and a percent sign (\$) indicates binary. In all cases, the digits following <u>k</u> must be valid for the base denoted by <u>k</u>. The value of <u>number</u> can be in the range -2**15 to +2**15 - 1, inclusive; that is, it must be a number that can be represented by 15 bits plus a sign bit.

When <u>L</u> follows the number, it indicates that a 32-bit (double precision) constant is to be generated. This enables values of <u>number</u> in the range -2**31 to +2**31 - 1, inclusive -- numbers that can be represented by 31 bits plus a sign bit. <u>label</u> is assigned the address of the leftmost halfword.

Whether the \underline{L} is used or not, no error message is generated if the limiting values are exceeded; the assembler discards the high-order bits.

The characters \underline{O} , \underline{X} , and \underline{B} can be used in place of the symbols described above to designate the base of a constant as octal, hexadecimal, and binary, respectively. When these designations are used, the value specifications must be enclosed in single quotes (see the examples below).

Integer constants are always right-justified in their storage locations. If there are fewer than 16 significant bits in a constant declared with the <u>L</u> option, they are stored in the rightmost halfword, and the leftmost halfword is zero-filled. The partial assembly listing shown below illustrates how integer constants can be generated.

000435>	000024	(0012)	C08	DATA	20	decimal
000436> 000437>	000000 000024	(0013)		DATA	201	
000440>	177760	(0014)		DATA	0'-20'	octal
000441>	000000	(0015)		DATA	'20L	
000442>	000020					
000443>	000040	(0016)		DATA	X'20'	hex
000444>	177777	(0017)		DATA	\$-20L	
000445>	177740					
000446>	000064	(0018)		DATA	B'110100'	binary
000447>	177777	(0019)		DATA	%-110100L	
000450>	177714					

Fixed Point Constants and Scaling: Noninteger decimal constants can be specified by using a binary scaling technique. Binary scaling indicates the location of an implied binary point after a specified bit in the binary representation of the decimal constant. It is used in a DATA statement of the following form:

[label] DATA nBm

where <u>n</u> is a decimal number that may include a decimal point, <u>B</u> represents one to four occurrences of the letter <u>B</u>, and m is the scale factor.

The following examples show some data declarations and the resulting octal and binary representations.

<u>Constant</u> <u>O</u>	ctal Representation	<u>Bit Pattern</u>
123B15 123.5BB15 123B7 123.5B7 0.5B0	000173 000173 100000 075400 075600 040000	000000001111011. 0000000001111011.100000000

In these examples, the <u>B</u> indicates that scaling is in effect, and the number following it (the scale factor) specifies the bit position of the implied binary point. The first bit of the binary string is the sign bit.

Single, double, triple, and quadruple precision can be specified by using 1, 2, 3, or 4 Bs, respectively, to generate 16, 32, 48, and 64 bit binary equivalents of the decimal numbers.

The assembler generates an error message if the number of bits to the left of the binary point is not sufficient to contain the integer part of the constant. A scaling factor greater than the number of available bits (for example, <u>B18</u>) results in right-end truncation of the generated constant (123B18 results in 000017 octal) with no assembler error indication. The notation <u>BB18</u> would supply sufficient bits for the truncated portion to be carried over into the second 16 bits.

Floating Point Constants: The DATA statement is used to generate single (32-bit), double (64-bit), and quad (128-bit) precision floating point constants. The three forms are shown below.

[label]	DATA	number[E[-]exp]	single precision
[label]	DATA	numberD[-]exp	double precision
[label]	DATA	numberQ[-]exp	quad precision

For single precision floating point numbers, either a decimal point or the E notation must be present. They can also be used together. If the E notation is absent, <u>number</u> must include a decimal point. Whether to use a decimal point when the E notation is present depends on how the number and its exponent are represented. Thus, the single precision floating point integer 123 can be represented as 123., .123E3, 1.23E2, 12.3E1, 123E0, 1230.E-1, and so on. Double and quad precision numbers must always use the D and Q notations, respectively.

For a description of how floating point numbers are represented in the floating point registers and in memory, refer to Chapter 6 of the System Architecture Reference Guide.

[label] DEC numeric-constant[,...]

The DEC pseudo-operation defines numeric constants. It operates in precisely the same way as the DATA statement with numeric operands, and all but one of the numeric formats accepted by the DATA statement can be used with DEC. The exception is the multiple-occurrence form of operand, $\underline{n}(number)$.

[label] HEX hexadecimal-constant[L][,...]

The HEX pseudo-operation defines hexadecimal integers by converting the hexadecimal representation in the operand to 16-bit integer values. The effect is the same as using a DATA pseudo-operation with a $\frac{\text{snumber}}{\text{operand}}$.

In the absence of the <u>L</u> qualifier, the assembler generates a 16-bit constant whose value can range between -2^{**15} and $+2^{**15} - 1$, inclusive. This corresponds to hexadecimal values between -8000 and +7FFF. If the <u>L</u> qualifier is present, a 32-bit constant is generated. Its value can be between -2^{**31} and $+2^{**31} - 1$ (hexadecimal -80000000 and +7FFFFFFF), inclusive. In either case, no error message is generated if these values are exceeded; the assembler discards the high-order bits.

[label] OCT octal-constant[L][,...]

The OCT pseudo-operations defines octal integers by converting the octal representation in the operand to 16-bit integer values. The effect is the same as using a DATA pseudo-operation with a <u>'number</u> operand.

In the absence of the <u>L</u> qualifier, the assembler generates a 16-bit constant whose value can range between -2**15 and +2**15 - 1, inclusive. This corresponds to octal values between -100000 and +77777. If the <u>L</u> qualifier is present, a 32-bit constant is generated. Its value can be between -2**31 and +2**31 - 1 (octal -20000000000 and +177777777777), inclusive. In either case, no error message is generated if these values are exceeded; the assembler discards the high-order bits.

[label] VFD size-1,value-1[,size-2,value-2]...

The VFD pseudo-operation permits a 16-bit halfword to be formed with subfields of varying length. In the operand pairs, <u>size-n</u> gives the subfield size in bits, and <u>value-n</u> gives the value. <u>size</u> is expressed as a decimal integer. <u>value</u> can be specified as decimal, octal, hexadecimal, binary, or character, specified as for a DATA statement. Thus, the following is a valid VFD statement:

[label] VFD 3,6,8,R'A',5,'12

The first size/value pair represents the most significant (leftmost) subfield; subsequent size/value pairs load less significant subfields of the 16-bit halfword. For any subfield, if the binary equivalent of its value will not fit into its specified subfield size, the leftmost overflow bits are dropped. No error message is generated. If the entire halfword is not specified, the least significant bits are zero-filled.

An error message results if the sum of the subfield sizes exceeds 16 bits.

Second Edition

LITERAL CONTROL PSEUDO-OPERATIONS (LT)

This group of pseudo-operations governs the placement of literals in the assembled program. See also the description of the END pseudo-operation, described under <u>Assembly Control Pseudo-Operations</u> in Chapter 4.

Name Function

FIN Insert literals

RLIT Optimize literals

[label] FIN

The FIN pseudo-operation controls the placement of literal pools. All literals defined since an RLIT statement, the start of the program, or the last FIN statement, are assembled into a literal pool starting at the current location. <u>label</u> takes the address and mode of this location. Processing of subsequent statements begins at the location following the last literal in the current pool.

By using FIN, you can distribute literals (especially those defined in short form instructions) throughout the procedure segment of a program to keep them within range of their defining instructions, thus reducing the number of out-of-range indirect address pointers that the loader must create to access them. (The direct addressing range of short form instructions is from -224 to +255 locations relative to the instruction's location. The linker generates indirect pointers for addresses outside this range.)

Each time a FIN is encountered, the assembler closes one literal pool and opens a new one. This means that two identically-valued literals defined before a FIN statement are allocated at the same memory address, while two such literals, one defined before and the other after a FIN statement, are allocated different memory addresses.

Be careful, when using the FIN statement, that you end the preceding executable code with a control transfer instruction such as a jump or branch; otherwise the program will attempt to interpret the data in the literal pool as instructions, and will very likely produce a run-time error condition.

RLIT

The RLIT pseudo-operation, if used, must appear immediately after the initial SEG or SEGR statement in a program. In the absence of an RLIT statement, all literals are placed in the linkage segment.

The presence of an RLIT statement causes all literals to be placed in the procedure segment. The FIN statement controls their location within the procedure segment as described in the previous section.

RLIT and FIN statements interact in the following way.

If RLIT is specified and a FIN occurs while in linkage-relative mode, the FIN will act as if the following sequence had been coded (only the FIN is actually generated):

PROC	switch to procedure-relative mode
FIN	put literals in the procedure segment
LINK	restore the linkage-relative mode

Correspondingly, if RLIT is not specified and a FIN occurs while in procedure-relative mode, the FIN will act as if the following sequence had been coded (only the FIN is actually generated):

LINK	switch to linkage-relative mode
FIN	put literals in the linkage segment
PROC	restore the procedure-relative mode


STORAGE ALLOCATION PSEUDO-OPERATIONS (SA)

This group of pseudo-operations allocates storage without (except in one case) assigning initial values to the storage locations. They can be thought of as simply reserving a certain amount of space for future data storage. They are typically used to reserve buffer space for input and output operations.

Your program should never rely on the initial contents of uninitialized memory. Any data using uninitialized storage should be put there by the program itself, either by reading into it from an external medium or by executing instructions which explicitly store into it.

The following pseudo-operations constitute the storage allocation statements.

Name	Function
BSS	Allocate block starting with symbol
BES	Allocate block ending with symbol
BSZ	Allocate block and set to zeroes
COMM	FORTRAN (FTN and F77) compatible COMMON



Each of these pseudo-operations allocates a block of halfwords of the size specified by <u>absolute-expression</u>, starting at the current location count. If there is a label, BSS and BSZ assign it to the first halfword of the block; BES assigns it to the location <u>following</u> the last halfword of the block. BSZ, in addition to allocating space for the block, initializes the block to all zero bits.

Since storage allocated by these statements is almost invariably meant to be written into (that is, modified by the program), the statements should never be coded in a pure procedure segment. They should appear either in a linkage segment or in a procedure segment that is designated as impure (see the description of the SEG or SEGR pseudo-operation in Chapter 4).

[label] COMM symbol [(absolute-expression)]

Defines FORTRAN-compatible named COMMON areas. These areas are allocated by the linker. <u>label</u> assigns a name to the block as a whole, while <u>symbol</u> specifies named variables or arrays within the block. Additional COMM statements with the same block name are treated as continuations of the block. <u>symbol</u> alone reserves a single location; the optional <u>(absolute-expression)</u> reserves a number of locations equal to its value. The loader creates in the linkage segment a 32-bit indirect pointer which points to the common area.

The COMM statement must appear before any statement that generates code, either in the procedure segment or in the linkage segment. It should immediately follow the SEG or SEGR statement, or the RLIT statement, if there is one.

6 Loading and Linking Pseudo-Operations

The pseudo-operations described in this chapter control the actions of the linker during program linking and provide the mechanism by which separately assembled or compiled programs can be identified and called from the current program.

LOADER CONTROL PSEUDO-OPERATIONS (LO)

The loader control pseudo-operations provide control information for the SEG loader or BIND linker. Addressing mode control pseudo-operations (D64V, D32I) control the assembler memory reference instruction processing as well as loader address resolution mode. Mode commands entered during loading set only the loader's current mode, and are overridden by mode control pseudo-operations in the program.

Incompatible instructions such as a 64V-mode instruction in 32I mode are flagged by the assembler. The addressing mode of the program is determined by the SEG or SEGR pseudo-operation, described in Chapter 4.

The DUII, LIR and CENT statements simplify the preparation of library packages that automatically load instruction simulation modules appropriate to the machine in which the code is to be executed.

The following pseudo-operations provide the loader control functions.

Name	Function
CENT	Conditional entry
D64V	Use 64V addressing mode
D32I	Use 32I addressing mode
DUII	Define UII
ELM	Enter loader mode
LIR	Load if required

CENT symbol

Provides a conditional ENT capability. The loader will load a module containing a CENT only if something else in the module (such as an LIR) directs it to load the module. This is true even if the module would have been loaded by virtue of a match between <u>symbol</u> and an unresolved external reference.

Typically, a module containing a CENT statement will be part of a library.

▶ D64V

The D64V pseudo-operation directs the assembler and the linker to use 64V address resolution for the following instructions, even though a SEGR pseudo-operation appears in the program. V-mode assembly continues until a D32I statement is encountered, or to the end of the program.

It is important to emphasize that this pseudo-operation affects only the assembler and the linker; a corresponding machine instruction, E64V, must accompany it to cause the execution mode to switch from I mode to V mode. D64V/E64V sequence is commonly coded in the form

D64V:E64V

D321

The D32I pseudo-operation directs the assembler and the loader to use 32I address resolution, even though a SEG pseudo-operation appears in the program. I-mode assembly continues until a D64V statement is encountered, or to the end of the program.

It is important to emphasize that this pseudo-operation affects only the assembler and the linker; a corresponding machine instruction, E32I, must accompany it to cause the execution mode to switch from V mode to I mode. D32I/E32I sequence is commonly coded in the form

D32I:E32I

DUII absolute-expression-1, absolute-expression-2

The DUII pseudo-operation directs the loading of an unimplemented-instruction (UII) emulation package. <u>absolute expression-1</u> is a bit mask defining instruction sets that the UII package emulates, and <u>absolute-expression-2</u> is a bit mask defining hardware instruction sets that must be present to execute the UII package.

<u>Bit number</u>	Meaning
1-9	Must be 0
10	Prime 500
11	Prime 400
12	Undefined
13	Double Precision Floating Point
14	Single Precision Floating Point
15	Prime 300 Only
16	High Speed Arithmetic

ELM

The ELM pseudo-operation directs the loader to generate an enter addressing mode instruction in the current loader addressing mode at the current counter.

LIR absolute-expression

The LIR pseudo-operation controls library program loading. The program will be loaded if any of the instruction groups specified have been used in previously loaded code. <u>absolute-expression</u> is a bit mask, defining instruction groups that are to cause loading. Bit assignments are the same as for the DUII statement.

PROGRAM LINKING PSEUDO-OPERATIONS (PL)

This group of pseudo-operations governs the interaction between the assembler and the loader in resolving address references between main programs and external subroutines.

Name	Function
CALL	External subroutine call
DYNT	Direct entrance call
ECB	Define entry control block
EXT	Flag external reference
SUBR, ENT	Define entry point
SYML	Allow long (8-character) external names

[label] CALL symbol

The CALL pseudo-operation generates a PCL instruction that transfers control to a location in an external program or subroutine. It combines the functions of the PCL instruction, an EXT pseudo-operation, and an IP pseudo-operation in that it identifies the name given in <u>symbol</u> as an external label which the linker will use to resolve the indirect pointer. Thus, CALL eliminates the need for an explicit EXT statement to identify an external symbol, and for an explicit IP statement to provide an indirect pointer, as would be required if the PCL instruction itself were coded. Figure 12-1 in Chapter 12 shows the differences in calling subroutines by the CALL method and the PCL method.

DYNT entry-point-name

The DYNT pseudo-operation identifies a direct entrance point into a subroutine library. For entry points in Prime-supplied system libraries, this statement is unnecessary; it is used only to define entry points in user-created libraries. Its effect is to store the

entry point name in the program, where it will be resolved into the address of the entry point by the dynamic linking mechanism. Volume I of the <u>Advanced Programmer's Guide</u> describes DYNTs and the dynamic linking mechanism in detail.

[label] ECB entry-point, [link-base], [displacement], [n-arguments], [stack-size], [keys]

The ECB pseudo-operation generates an entry control block by which calling and called programs can communicate with each other. It must appear in the link frame. <u>label</u> is the name of the ECB, by which the program containing the ECB is called by a CALL statement in another program. If this program is to be called from other than command level, it must also have a SUBR or ENT statement (described later in this section) whose operand is the ECB label.

The operand functions are described below.

Operand

Function

- entry-point Entry point in the procedure segment of the program. It is the label of the first executable instruction in the program.
- link-base This operand is not currently used. The comma
 following it, however, must be included if more
 operands follow. The link base defaults to '-400
 ('177400).
- displacement Used only if there are arguments to be passed to the this program when it is called. It is the label of an argument pointer defined in this program in the operand field of a DYNM pseudo-operation (described If only one argument is to be in Chapter 4). passed, it is the label of that argument's pointer. If more than one argument is to be passed, it is the label of the first of these arguments' pointers. appear All of the argument pointers must as consecutive arguments in one or more consecutive DYNM statements. (Other DYNM statements can be used to define dynamic storage that is not related to argument passing; these DYNMs must not intervene between those used to pass arguments.)
- n-arguments Number of arguments expected; this number must agree with the number of DYNM statements that define the argument pointers. The default is zero.

- stack-size Initial stack frame size. The default is sum of the sizes specified in all DYNM statements, plus 10 (decimal) words for stack frame overhead.
- keys CPU keys for procedure. The default is 64V addressing mode ('14000) if the SEG pseudo-operation was used, or 32I addressing mode ('10000) if the SEGR pseudo-operation was used. Keys are discussed in detail in Chapter 5 of the <u>System Architecture</u> <u>Reference Guide</u>.

If the default value for any operand is desired, the operand can be omitted, leaving only its trailing comma. Any string of trailing commas can be omitted.

Note

Any program that is invoked from command level (that is, by the SEG or RESUME command) is entered from SEG or RESUME via a PCL instruction; the invoked program must therefore contain a labeled ECB and must have the ECB label as the operand of its END statement. It need not have an ENT or SUBR statement because SEG and RESUME provide a dummy entry point name to a program called in this way.

[label] EXT symbol

Identifies variables defined in external programs. The name appearing in the operand of this statement is flagged as an external reference. Whenever other statements in the main program reference one of these names, a special block of object text is generated that notifies the linker to supply the appropriate address. The assembler fills the address fields with zeros.

An EXT statement is required if calls are made to an external program through a PCL instruction in this program; it is not needed if a call is made through a CALL pseudo-operation, since CALL implicitly performs the processing of an EXT statement in addition to generating the PCL instruction.

Names defined by <u>symbol</u> must be unique in the first 6 characters (8 characters if a SYML pseudo-operation appears in the program) and should not appear as a label within the program.

[label] SUBR symbol-1[, symbol-2] [label] ENT symbol-1[, symbol-2]

The SUBR or ENT pseudo-operation matches an entry point in a called program to the label appearing in the operand field of a CALL, XAC or EXT statement in a calling program. SUBR and ENT are identical in effect.

<u>symbol-1</u> and <u>symbol-2</u> supply the names of the entry-point and the ECB of the called program. The details of how this is done and when and how to use the optional symbol-2 are discussed in Chapter 12.

SYML

The SYML pseudo-operation allows the declaration of external names up to eight characters long. In the absence of this statement, external names are limited to six characters (this is a linker restriction).

This statement, if used, must follow SEG or SEGR and precede any generated code.

7 Macro Definition Pseudo-Operations

This chapter describes a group of pseudo-operations used in coding macro definition blocks. A macro definition block consists of a group of statements -- instructions and pseudo-operations -- that can be called repeatedly from anywhere outside the block; they are useful for saving coding time and effort when the same sequence of statements must be used more than once in a program.

The following pseudo-operations are described in this chapter:

Name Description

- ENDM End a macro definition
- MAC Begin a macro definition
- SAY Print a message
- SCT Select code within a macro
- SCTL Select code from comparison list

See also the descriptions of the conditional assembly pseudo-operations given in Chapter 4. Additional information on the definition and use of macros is given in Chapter 11.

MACRO DEFINITION BLOCK

A macro definition block contains, in addition to ordinary statements, pseudo-operations that are unique to macro definitions; they define the beginning and end of the block, and provide a degree of logic in the inclusion or rejection of subgroups of statements within the definition block. These pseudo-operations are described in this chapter; some other conditional assembly statements, which can be used within or outside of macro definitions, are described in Chapter 4.

A macro definition always has a name; the macro is called by coding that name in the operation field of an assembler statement. A statement having a macro name in its operation field is known as a <u>macro call</u>. If the macro expects arguments, <u>argument values</u> are coded in the operand field of the call. These values are substituted for <u>argument references</u> (strings of the form <<u>number></u>) wherever they appear in the macro definition block. For example, if it were frequently necessary in a program to transfer one halfword of data from one memory location to another, the following macro definition could be used.

TRANSFER MAC LDA <1> STA <2> ENDM

Then, from anywhere else in the program (including from within another macro definition block), the macro can be called by a statement such as

TRANSFER LOC_1,LOC_2

where LOC_1 and LOC_2 are labels on the source and destination data items within the program. The integers enclosed in angle brackets are the argument references. The numbers correspond to the positions of the arguments in the macro call's operand field. During assembly they are replaced by the argument values specified in the call. Thus, in the example, <1> is replaced by LOC_1 and <2> is replaced by LOC_2.

The code for the call and the generated statements would appear in the following form on the assembly listing (if LSTM is in effect -- see Chapter 4).

TRANSFER	LOC_1,LOC_2
LDA	LOC_1
STA	LOC_2

Optional dummy words and argument identifiers can be used to improve readability and increase flexibility of argument positioning. These are described in Chapter 11.

Second Edition

A macro definition block must appear before any call to that macro. Macro definition blocks can contain calls to other macros, provided the called macro's definition block appears before the call to it. A macro definition cannot, however, contain another macro definition; that is, a MAC pseudo-operation cannot appear between another MAC and an ENDM statement.

MACRO DEFINITION PSEUDO-OPERATIONS (MD)

ENDM

The ENDM pseudo-operation terminates a macro definition. ENDM must be the last statement in a macro definition.

label MAC [dummy-word,...] [argument-identifier,...]

The MAC pseudo-operation begins the definition of the macro. Its name is given in the label field. The name is formed in the same way as the label on an instruction or pseudo-operation. Following the MAC statement are statements that make up the macro definition. The definition ends with an ENDM statement.

[label] SAY ASCII-expression

The SAY pseudo-operation defines a message which is printed starting in column 1 of the listing. Normally, the SAY message is used within a macro to generate error comments or other messages. An example of how a SAY message appears in an assembly listing is shown in Figure 7-1. Any argument references appearing within the message are replaced, before the message is generated, by corresponding values given in the macro call.

If a listing device is assigned, SAY statements generate output regardless of the status of the listing options. The PMA invocation command assigns the listing device and some listing options, as described in Chapter 2. Macro listing options are defined by listing control pseudo-operations within a program; these are described in Chapter 4.

[label] SCT absolute-expression

The SCT pseudo-operation assembles selected code groups based on the value of <u>absolute-expression</u>. The expression must be a constant or an expression that can be evaluated as a single-precision number. It can also be an argument reference (<n>). The argument value may be

positive or negative, with a range between -4000 and +4000. This value determines which code groups are asembled.

No other SCT statements may appear within the control range; SCT statements cannot be nested. It is possible, however, to call another macro containing an SCT from within an SCT range.

<u>Code Groups</u>: Code under the control of an SCT statement must be in groups delimited by one of four types of marker lines. Marker lines have a percent symbol (%) in column 1, either by itself or followed by a second character. Marker line functions are described below.

Marker Function

- % Code group delimiter line. Increments code group count. If the count matches the value of the SCT argument, assemble from this marker to the next % marker or to the %/ marker, whichever occurs first.
- %1 If any statements in the code group containing this marker were assembled, continue assembly from this marker to the next marker of any kind; then skip to the %/ marker if not already there. %1 markers increment the code group count.
- %2 If no statements between the SCT and this marker have been assembled, assemble from this marker to the next marker of any kind; then skip to the %/ marker if not already there. %2 markers increment the code group count.
- %/ End of control range for the current SCT.

The %2 marker is useful to identify a section of code that is to be assembled if the argument value of the SCT statement is out of range. When used in this way, it should be used only as the last code group in an SCT range.

Function of the Expression Value: The value of the absolute expression is essentially a counter pointing to a particular code group within the range of the SCT statement. In the following example there are five code groups, each consisting of one instruction. The first code group is considered code group zero, and begins with the SCT statement; it is not preceded by a % marker.

LOAD	MAC SCT LDA	<1> LOC_0	code group 0
olo	LDA	LOC_1	code group 1
0	LDA	LOC_2	code group 2
-	LDA	LOC_3	code group 3
8	LDA	LOC_4	code group 4
82 o (SAY	ARGUMENT ERROR	IN CALL TO 'LOAD' MACRO
8/	ENDM		

.

A call to the LOAD macro with a numeric value between 0 and 4 as its first argument substitutes that value for the <1> in the SCT statement, and causes the generation of the corresponding code group. An argument value of 5 or greater causes the error message to be displayed. Figure 7-1 shows an assembly using an SCT statement.

A general description of assembler action for various argument values is given below.

Argument Value	Assembler Action
0	Assemble from the SCT statement to the first % marker; then skip to the %/ line.
1	Skip to the first % marker; assemble from there to the second % marker; then skip to the %/ marker.
n	Skip to the <u>n</u> th % marker, if any. Assemble from there to marker n+1; then skip to the %/ marker. If there is no <u>n</u> th % marker, proceed as for -n.
-n	Skip to a %2 marker, if any, and assemble from there to the next % marker; then skip to the %/ line. If there is no %2 marker, skip to the %/ line.

[label] SCTL absolute-expression, argument-1, [argument-2,...]

The SCTL pseudo-operation assembles selected code groups. The result of a comparison between <u>absolute-expression</u> and the items in the argument list controls the selection of the code group. <u>absolute-expression</u> and each item in the argument list must be an expression that can be evaluated as a single-precision number. Any of them can be (or contain) an argument reference (<n>).

The argument value may be positive or negative, with a range between -32768 and +32767. This value determines which code group is assembled. Code groups are defined as for the SCT statement, described above.

No other SCTL statements may appear within the control range; SCTL statements cannot be nested. It is possible, however, to call another macro containing an SCTL from within an SCTL area.

Expression Comparison: The ordinal position in the argument list of the argument that equals <u>absolute-expression</u> determines which code group is selected.

Expression Comparison	Selection
absolute-expression = argument-1	code group 0
absolute-expression = argument-2	code group 1
absolute-expression = argument-n	code group n-1
no match	same as SCT -n

The SCTL statement functions like the SCT statement, but uses argument values rather than code group numbers to select code groups:

LOAD	MAC SCTL LDA	<1>, 15, 27, -3, 250, -99 LOC_0
olo olo	LDA	LOC_1
8 9	LDA	LOC_2
₹ 9	LDA	LOC_3
۶ 82	LDA	LOC_4
8/	SAY	ARGUMENT ERROR IN CALL TO 'LOAD' MACRO
.01	ENDM	

The macro expects calls whose argument values match those in the argument list of the SCTL statement in order to produce useful code. If a call argument value does not match one of those in the list, the error message is generated and no code is produced.

Assume that this macro is called with the statements

LOAD	27
LOAD	-99
LOAD	17

For each LOAD call, the number 27, -99, or 17 is substituted for the <1> in the SCTL statement. In the first LOAD call, the equality of the argument value 27 with 27 in the SCTL argument list (argument 2) results in the selection of code group 1; in the second call, equality with argument 5 causes code group 4 to be selected. The third case produces the error message because no match is found between 17 and any of the items in the argument list.

Figure 7-2 shows an assembly listing using an SCTL statement. Note that in the assemblies in both Figures 7-1 and 7-2, the same code groups are selected; the selection method in each, however, is different.

	(0001)		SEG						
		LOAD							
				<1>					
		¥							
	(0006)		LDA	LOC_1					
	(0007)	8							
	(0008)		LDA	LOC_2					
	(0009)	€							
	(0010)		LDA	LOC_3					
	(0011)	8							
	(0012)		LDA	LOC_4					
	(0013)	82							
	(0014)		SAY	ARGUMENT	ERROR	IN	MACRO	CALL	
	(0015)	8/							
	(0016)		ENDM						
	• •								
000000		ST	EQU	*					
02.000400L	• •								
				-					
02.000401L									
			LOAD	5					
000611									
000001									
	•								
	(0027)	ECBŞ	ECB	ST					
014000									
	000611 000004 000000 000012 000011 000000 177400	(0003) (0004) (0005) (0006) (0007) (0008) (0009) (0010) (0011) (0012) (0013) (0014) (0014) (0015) (0016) (0017) (0018) 000000 (0019) (0020) 02.000400L (ML01) (0021) 02.000400L (ML01) (0022) ERROR IN MACRO CALL 000611 (0023) (0024) 000001 (0025) 000004 (0026) 000001 (0027) 000012 000001 000000 (0027)	(0002) LOAD (0003) (0004) (0005) % (0006) (0007) % (0008) (0009) % (0010) (0011) % (0011) % (0013) %2 (0013) %2 (0014) (0015) %/ (0016) (0017) % (0016) (0017) % (0016) (0017) % (0018) % 000000 (0019) ST (0020) 02.000400L (ML01) (0021) 02.000401L (ML01) (0022) ERROR IN MACRO CALL 000611 (0023) (0024) 000001 (0025) LOC_1 000011 (0025) LOC_1 000012 000011 000000 (0027) ECB\$	(0002) LOAD MAC (0003) SCT (0004) LDA (0005) % (0006) LDA (0007) % (0008) LDA (0009) % (0010) LDA (0011) % (0011) % (0012) LDA (0013) %2 (0014) SAY (0015) %/ (0016) ENDM (0017) % (0016) ENDM (0017) % (0016) ENDM (0017) % (0018) % 000000 (0019) ST EQU (0020) LOAD 02.000400L (ML01) LDA (0021) LOAD 02.000401L (ML01) LDA (0022) LOAD ERROR IN MACRO CALL 000611 (0023) PRTN (0024) LINK 000001 (0025) LOC_1 DEC 000004 (0026) LOC_4 DEC 000001 (0027) ECB\$ ECB 000012 000011 000000 177400	(0002) LOAD MAC (0003) SCT <1> (0004) LDA LOC_0 (0005) % (0006) LDA LOC_1 (0007) % (0008) LDA LOC_2 (0009) % (0010) LDA LOC_3 (0011) % (0012) LDA LOC_4 (0013) %2 (0014) SAY ARGUMENT (0015) %/ (0016) ENDM (0017) * (0016) ENDM (0017) * (0018) * 000000 (0019) ST EQU * (0020) LOAD 1 02.000400L (ML01) LDA LOC_1 (0021) LOAD 4 02.000401L (ML01) LDA LOC_1 (0022) LOAD 5 ERROR IN MACRO CALL 000611 (0023) PRTN (0024) LINK (0024) LINK 000001 (0025) LOC_1 DEC 1 000011 (0025) LOC_1 DEC 1 000001 (0025) LOC_1 DEC 1 000001 (0027) ECB\$ ECB ST 000012 000011 000000 (0027) ECB\$ ECB ST	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	(0002) LOAD MAC (0003) SCT <1> (0004) LDA LOC_0 (0005) % (0006) LDA LOC_1 (0007) % (0008) LDA LOC_2 (0009) % (0010) LDA LOC_3 (0011) % (0012) LDA LOC_4 (0012) LDA LOC_4 (0013) %2 (0014) SAY ARGUMENT ERROR IN (0015) %/ (0016) ENDM (0017) * (0018) * 000000 (0019) ST EQU * (0018) * 000000 (0019) ST EQU * (0021) LOAD 1 02.000400L (ML01) LDA LOC_1 (0021) LOAD 1 02.000400L (ML01) LDA LOC_1 (0021) LOAD 4 02.000401L (ML01) LDA LOC_1 (0022) LOAD 5 ERROR IN MACRO CALL 000611 (0023) PRTN (0024) LINK 000001 (0025) LOC_1 DEC 1 000012 (0027) ECB\$ ECB ST 000012 000011 000000 (0027) ECB\$ ECB ST	(0002) LOAD MAC (0003) SCT <1> (0004) LDA LOC_0 (0005) % (0006) LDA LOC_1 (0007) % (0008) LDA LOC_2 (0009) % (0010) LDA LOC_3 (0011) % (0012) LDA LOC_4 (0013) %2 (0014) SAY ARGUMENT ERROR IN MACRO (0015) %/ (0016) ENDM (0017) * (0016) ENDM (0017) * (0018) * 000000 (0019) ST EQU * (0018) * 000000 (0019) ST EQU * (0020) LOAD 1 02.000400L (ML01) LDA LOC_1 (0021) LOAD 4 02.000400L (ML01) LDA LOC_4 (0022) LOAD 5 ERROR IN MACRO CALL 00021 LOAD 5 ERROR IN MACRO CALL 00021 LOAD 5 ERROR IN MACRO CALL 000611 (0023) PRTN (0024) LINK 000001 (0025) LOC_1 DEC 1 000011 (0025) LOC_1 DEC 1 000001 (0027) ECB\$ ECB ST 000012 000011 000000 177400	(0002) LOAD MAC (0003) SCT <1> (0004) LDA LOC_0 (0005) % (0006) LDA LOC_1 (0007) % (0008) LDA LOC_2 (0009) % (0010) LDA LOC_3 (0011) % (0012) LDA LOC_4 (0013) %2 (0014) SAY ARGUMENT ERROR IN MACRO CALL (0015) %/ (0016) ENDM (0017) * (0018) * 000000 (0019) ST EQU * (0020) LOAD 1 02.000401L (ML01) LDA LOC_1 (0021) LOAD 4 02.000401L (ML01) LDA LOC_1 (0022) LOAD 4 02.000401L (ML01) LDA LOC_4 (0022) LOAD 5 ERROR IN MACRO CALL 000611 (0023) PRTN (0024) LINK 000001 (0025) LOC_1 DEC 1 000001 (0025) LOC_2 LOAD 5 ERROR IN MACRO CALL 000611 (0023) PRTN (0024) LINK

Example of SCT Pseudo-Operation Figure 7-1

SEG (0001) SEG (0002) LOAD MAC (0003) SCTL <1>, 15, 27, -3, 250, -99 (0004) LDA LOC_0 (0005) % LOC_1 (0006) LDA (0007) % LOC_2 (0008) LDA (0009) % (0010) LDA LOC_3 (0011) % (0012) LDA LOC_4 (0013) %2 (0014) SAY ARGUMENT ERROR IN MACRO CALL (0015) %/ (0016) ENDM (0017) * (0018) * 000000 (0019) ST EQU * LOAD 27 (0020) 000000: 02.000400L (ML01) LDA LOC_1 (0021) LOAD -99 000001: 02.000401L (ML01) LDA LOC_4 LOAD 17 (0022) ARGUMENT ERROR IN MACRO CALL 000002: 000611 (0023) PRTN (0024) LINK 000400> 000033 (0025) LOC_1 DEC 27 000401> 177635 (0026) LOC_4 DEC -99 000402> 000000 (0027) ECB\$ ECB ST 000012 000011 000000 177400 014000 000422 (0028) END ECB\$

Example of SCTL Pseudo-Operation Figure 7-2

8 Machine Instructions -- V Mode

This chapter describes the set of machine instructions that is available to you when your program is executing in 64V addressing mode (commonly referred to simply as $\underline{V \text{ mode}}$). It also describes the various types of addressing usable in \overline{V} mode, as well as the registers available to V-mode programs.

TYPES OF ADDRESSING

V-mode programs use both short and long form instructions. <u>Short form</u> (16-bit) instructions can address the first 256 halfwords of both the stack and link segments, as well as 224 halfwords before and 255 halfwords after the current location in the procedure segment. <u>Direct long form</u> (32-bit) instructions can address all locations in any 128-Kbyte segment pointed to by one of the four base registers; <u>indirect long form</u> (32-bit) instructions can address all locations in up to 4096 128-Kbyte segments.

V-mode addresses at execution time (known as effective addresses) are virtual addresses consisting of a segment number and an offset. The offset identifies a particular halfword relative to the beginning of the segment. Segment numbers and offsets are commonly represented (in listings such as memory maps produced by linkers) as two octal numbers separated by a slash:

4001/1025

The offset of the first halfword in any segment is 0; therefore the address shown above represents the (octal) 1026th halfword in segment (octal) 4001. Segmented addressing is fully described in the <u>System</u> Architecture Reference Guide.

Segment numbers (at least in their resolved form) do not appear in an assembly listing; generally only the offsets appear, with a code indicating the type of segment in which they will eventually reside. It is the linking operation performed by SEG or BIND that (among other things) establishes segment numbers based on whether the data or instruction in question is defined in a procedure, stack, or linkage segment of the program. For information on program linking and how segments are allocated, refer to the <u>Seg and Load Reference Guide</u> and the Programmer's Guide to BIND and EPFs.

The assembler keeps track of segment information so that, when you use a label as an operand in an instruction, you do not need to concern yourself with specifying the segment in which that label was defined.

The processor hardware uses various components of an instruction to decide which of four addressing forms to use in the instruction's execution:

- Direct
- Indexed
- Indirect
- Indirect indexed

These addressing forms are summarized below. Detailed information on addressing can be found in Chapter 3 of the <u>System Architecture</u> Reference Guide.

Direct Addresses

A direct address is indicated by an operand of the form

LABEL1 [+ |- LABEL2 ... + |- LABELn]

The operand is an expression consisting of the simple symbolic name of an element defined somewhere within the referencing segment, or a combination of such names which, when combined arithmetically, yield a single numeric displacement relative to the beginning, and within the limits, of the segment. (Expressions and their evaluations are described under <u>TERMS AND EXPRESSIONS</u>, in Chapter 3.) In certain cases, you can also use absolute numbers or other literal values; the assembler resolves them to displacements. The hardware, at execution time, adds the displacement to the contents of the appropriate base register (procedure, link, stack, or auxiliary) to form the effective address.

Second Edition

Indexed Address

An indexed address is indicated by an operand of the form

LABEL,X

Indexing provides a convenient way to address successive elements in a table or to count iterations in a loop.

Here, LABEL is normally a single symbolic name whose displacement value is determined as in direct addressing. The processor then adds this displacement to the current contents of an index register (in this case the X register), whose value must have been previously set by the program. V-mode instructions can also use a second index register, the Y register. (V-mode register usage is described later in this chapter.) The result of the addition is the effective address.

Indirect Address

An indirect address is indicated by an operand of the form

LABEL, *

Indirect addresses enable a program to make a memory reference to a location through an indirect pointer. A primary use of indirect addressing is to refer to locations outside of the segment making the reference. Prime processors pass arguments to subroutines by address rather than by value. Therefore, subroutines (which frequently reside outside their callers' segments and cannot access or be accessed by their callers using direct addressing) must use indirect pointers to communicate with their callers.

In an indirect address, LABEL is a single symbolic name whose displacement value is determined as in direct addressing. However, rather than using the resulting address directly as the target of the operation, the processor interprets it as the address of a pointer which, in turn, contains the address of the target. Only one level of indirection is allowed in V-mode programs; that is, the contents of the pointer cannot itself be an indirect address.

Since an indirect pointer is a 32-bit address, it can contain segment as well as displacement information, and can thus address across segment boundaries, which addresses that contain only displacement information cannot do. Indirect pointers can also be 48 bit entities, and are used when it is necessary to address specific bits within the target.

Indirect operands normally cause the assembler to generate 32-bit (long form) instructions, which expect 32-bit pointers, declared by using the IP pseudo-operation. For some instructions, if the target is within the same segment as the instruction (and can therefore be reached with a short form instruction), you can generate a 16-bit indirect pointer and force the generation of a matching short form instruction. You do this by declaring the pointer using a DAC pseudo-operation and appending a "#" to the operation code of the instruction:

Long fo	orm in	direction	Short f	orm in	direction
	JMP	LABEL1,*		JMP#	LABEL2,*
	•	•		•	•
	•	•		•	•
	•	•		•	•
LABEL1	IP	TARG_1	LABEL2	DAC	TARG_2

The object represented by TARG_1 can be in any segment (including the local segment); the object represented by TARG_2 must be within the local segment. Furthermore, to be accessible to the short-form JMP# instruction, LABEL2 must be within -224 and +255 halfwords of the JMP# instruction.

The instruction summaries later in this chapter indicate which instructions have short forms.

Indirect Indexed Address

Indirect indexed addresses take one of four forms, depending on whether you use the X register or the Y register, and whether indexing is performed before or after indirection:

LABEL,X*	pre-indexed by X
LABEL, *X	post-indexed by X
LABEL,Y*	pre-indexed by Y
LABEL, *Y	post-indexed by Y

In pre-indexing, the processor adds the contents of the index register to the value of LABEL, and uses the result as an indirect address to form the effective address. In post-indexing, the processor resolves the indirect address of LABEL, then adds the index register contents to it to form the effective address.

Each form of indirect indexed addressing has its usefulness in particular situations. Pre-indexing is useful in stepping through a table of <u>addresses</u>, as in the first of the following examples. Post-indexing is used primarily in stepping through a table of <u>data</u>, as in the second example.

START LOOP ADD2	SEG LDX LDA STA STX CALL AP CALL LDX BIX BIX PRTN	=-8 IPTAB+8,X* NUMBER SAVEX TODEC NUMBER,SL TONL SAVEX ADD2 LOOP	pre-indexed	through	IP	table	to	data
* IPTAB NUMBER SAVEX TEST3 TEST1 TEST2 TEST4 ECB\$	LINK IP IP IP BSS DATA DATA DATA DATA ECB	TEST1 TEST2 TEST3 TEST4 1 1 11 22 33 44 START						

Example 1 (pre-indexed indirect):

Example 2 (post-indexed indirect):

END ECB\$

START LOOP	SEG RLIT LDX LDA STA STX CALL AP CALL LDX BDX PRTN	=5 TABLE,*X NUMBER SAVEX TODEC NUMBER,SL TONL SAVEX LOOP	post-indexed	to table of data
TABLE NUMBER SAVEX TAB ECB\$	LINK IP BSS BSS DATA ECB END	TAB-1 1 1, 3, 5, 7, START ECB\$	9	

Both of these programs print out a list of data items, one per line. The first accesses the items through a table of indirect pointers (IPs) which in turn contain the addresses of the data items; the second accesses the items in the data table itself. In both cases the tables consist of equal-length entries: in the first they are 32-bit pointers, and in the second they are 16-bit constants. This accounts for the difference in the number of increments (BIX) or decrements (BDX) to the X register in each case (two in the first example and one in the second).

The CALL statements generate procedure call (PCL) instructions, which may destroy the contents of the X register (among others) if argument passing is required (as it is for the calls to the TODEC subroutine). The register must therefore be saved (STX) before the calls and restored (LDX) after the calls.

REGISTER USAGE

The following registers are available to V-mode programs; their sizes are given in bits.

Register	Size	Function
A	16	Accumulator (high half of L register)
В	16	Extension to A Register (Low half of L register)
L	32	Concatenated A and B registers; opera- tions involving L overlay contents of A and B, and vice versa
E	32	Extension to L register; used in double precision multiply and divide operations
х	16	Index register
Y	16	Index register
FAR0	32	Field address register 0
FLR0	32	Field length register 0
FAR1	32	Field address register 1
FLR1	32	Field Length register 1
FAC	64	Floating point accumulator (single precision); concatenation of FAR1 and FLR1
DAC	64	Floating point accumulator (double precision); concatenation of FAR1 and FLR1
QAC	128	Floating point accumulator (quad precision); concatenation of FARO, FLRO, FAR1 and FLR1
PB	32	Procedure base register
SB	32	Stack base register
LB	32	Link base register
XB	32	Auxiliary base register

The registers listed above are available to all V-mode programs, executing in both ring 0 and ring 3. These, as well as others available only to ring 0 programs, are described in the discussion of user register files in Chapter 9 of the <u>System Architecture Reference</u> <u>Guide</u>. If your program uses FAC, pay particular attention to the discussion of overlap between floating point and field registers in that chapter.

Saving and Restoring Registers

If your program uses PCL instructions (generated by CALL statements), bear in mind that PCL may destroy the contents of the X, Y, and XB registers. The code that is executed as a result of the CALL may use other registers (such as A, B, E, FAC, L, and Y). It is therefore prudent to provide for saving the contents of any registers whose contents are established before the CALL and are required after the call. You can do this easily by use of the register save (RSAV) and register restore (RRST) instructions; refer to the <u>System Architecture</u> <u>Reference Guide</u> for more information on saving and restoring registers.

Register Usage Between V Mode and I Mode

You should be aware that when your program switches from V mode to I mode (as it might when calling a subroutine), there is a correspondence between registers in the user register set in the two modes. For example, the V-mode L register corresponds to I-mode general register 2 (GR2); the V-mode A and B registers correspond to the high and low halves, respectively, of I-mode register GR2. Therefore, if your V-mode program calls an I-mode subroutine and expects a result to be available in the A register upon return from the subroutine, the subroutine should load the return value in the high half of GR2 before returning to its caller.

A complete list of user registers and their intermode correspondences is given in the discussion of user register files in Chapter 9 of the System Architecture Reference Guide.

THE V-MODE INSTRUCTION SET

This section briefly describes the instructions that you can use in V-mode programs. Complete descriptions of all V-mode instructions can be found, listed alphabetically, in Chapter 2 of the <u>Instructions Sets</u> <u>Guide</u>.

V-mode instructions can be arranged in the following groups:

- Generic (accumulator, shift, and skip)
- Branch and jump
- Memory reference
- Decimal
- Floating point
- Character
- Process-related operations
- Restricted operations

Generic Instructions

The generic instruction group comprises three subgroups: accumulator generic, shift generic, and skip generic. All are short form (16-bit) instructions.

Accumulator Generic Instructions: This subgroup contains chiefly instructions that manipulate the contents of the accumulator in various ways and under various conditions. The accumulator is (rather loosely) equivalent to the A register, and the terms are often used interchangeably. To be strictly accurate, however, the A register should be thought of as the high (leftmost) half of the L register; any operation on the A register therefore affects the L register, and vice versa. Operations on the B register, which is the low (rightmost) half of the L register, also affect the L register, and vice versa. The E register, referred to in several of the instructions described below, is a 32-bit extension of the L register, and is used in double precision (long) integer multiply and divide operations. The Keys register contains information related to the current addressing mode, the results of arithmetic and compare operations, overflow conditions, and other indicators.

You will note, in the summaries below, that there are a number of instructions that operate on the A register, but have no equivalents that operate on the B register. You cannot, for example, complement

Second Edition

the B register directly. If you need to perform such an operation, use a sequence such as the following:

IAB	Interchange A and B
CMA	Complement A
IAB	Interchange A and B

The following functional groups summarize the accumulator generic instructions. Instructions that perform more than one function (for example transfer and clear) may appear in more than one group.

ACCUMULATOR INCREMENT/DECREMENT OPERATIONS

Ala	Add 1 to	А	
A2A	Add 2 to	A	
SIA	Subtract	1	from A
S2A	Subtract	2	from A

ACCUMULATOR CLEAR OPERATIONS

CRA	Clear A to zero
CRB	Clear B to zero
CRE	Clear E to zero
CRL	Clear L to zero
CRLE	Clear L and E to zero
XCA	Exchange A and B; clear A to zero
XCB	Exchange A and B; clear B to zero

ACCUMULATOR TRANSFER OPERATIONS

	T () D) D
IAB	Interchange A and B
ILE	Interchange L and E
TAB	Transfer A to B
TAK	Transfer A to Keys register
TAX	Transfer A to X
TAY	Transfer A to Y
TBA	Transfer B to A
TKA	Transfer Keys register to A
TXA	Transfer X to A
TYA	Transfer Y to A
XCA	Exchange A and B; clear A to zero
XCB	Exchange A and B; clear B to zero

ACCUMULATOR BYTE OPERATIONS

CAL	Clear left byte of A to zero
CAR	Clear right byte of A to zero
ICA	Interchange bytes of A
ICL	Interchange bytes of A; clear left byte to zero
ICR	Interchange bytes of A; clear right byte to zero

ACCUMULATOR COMPLEMENT OPERATIONS

CMA	One's-complement	А
TCA	Two's-complement	А
TCL	Two's-complement	L

ACCUMULATOR SIGN OPERATIONS

ter;
;

OPERATIONS WITH KEYS REGISTER

ACA	Add C bit of Keys register to bit 16 of A
ADLL	Add L bit of Keys register to bit 32 of L
CSA	Copy sign (bit 1) of A to C bit of Keys register; clear bit 1 of A to zero
RCB	Reset C bit of Keys register to 0
SCB	Set C bit of Keys register to 1
TAK	Transfer A to Keys register
TKA	Transfer Keys register to A

LOGIC OPERATIONS

\mathbf{LF}	Set	Α	to	"false"	(0)
LT	Set	Α	to	"true"	(1)

CONDITION CODE TEST AND SET

LCEQ	Set A	to 1	if	condition	code	EQ;	else set A to O
LCGE	Set A	to 1	if	condition	code	GE;	else set A to O
LCGT	Set A	to 1	if	condition	code	GT;	else set A to O
LCLE	Set A	to 1	if	condition	code	LE;	else set A to O
LCLT	Set A	to 1	if	condition	code	LT;	else set A to O
LCNE	Set A	to 1	if	condition	code	NE;	else set A to O

8-10

A REGISTER VALUE TEST AND SET

LEQ	Set A to 1 if $A = 0$;	else set A to O
LGE	Set A to 1 if $A \ge 0$;	else set A to O
LGT	Set A to 1 if $A > 0$;	else set A to O
LLE	Set A to 1 if $A \leq 0$;	else set A to O
LLT	Set A to 1 if $A < 0$;	else set A to O
LNE	Set A to 1 if A <> 0;	else set A to O

L REGISTER VALUE TEST AND SET

LLEQ	Set A to 3	1 if L = 0;	else set A to O
LLGE	Set A to 2	1 if L >= 0;	else set A to O
LLGT	Set A to 2	1 if L > 0;	else set A to O
LLLE	Set A to 3	1 if L <= 0;	else set A to O
LLLT	Set A to 3	1 if L < 0;	else set A to O
LLNE	Set A to 3	1 if L <> 0;	else set A to O

FLOATING ACCUMULATOR VALUE TEST AND SET

LFEQ	Set A	to 1 i	f FAC = 0;	else set A to O
LFGE	Set A	to 1 i	f FAC >= $0;$	else set A to O
LFGT	Set A	to 1 i	f FAC $> 0;$	else set A to O
LFLE	Set A	to 1 i	f FAC <= 0;	else set A to O
LFLT	Set A	to 1 i	f FAC $< 0;$	else set A to O
LFNE	Set A	to 1 i	f FAC <> 0;	else set A to O

<u>Shift Generic Instructions</u>: This subgroup contains instructions that shift the contents of the A or L register a specified number of bits leftward or rightward. There are three types of shifts: logical, rotate, and arithmetic.

Logical shifts move the register contents a specified number of bits in a specified direction, storing each bit shifted out in the C bit and LINK (bits 1 and 3) of the Keys register. Since only one bit is available for storage, only the last bit shifted is available for use in subsequent operations; all intervening bits are lost. Leftward shifts are zero-filled on the right; rightward shifts are zero-filled on the left.

Rotate shifts move the register contents a specified number of bits in a specified direction, storing each bit shifted out in the C bit and LINK (bits 1 and 3) of the Keys register, and also copying the bit to the opposite end of the register. Thus, in a leftward shift, each bit shifted out is reproduced at the right end of the register; in a rightward shift, each bit shifted out is reproduced at the left end of the register. Only the last bit shifted is stored in the Keys register.

Arithmetic shifts move the register contents a specified number of bits in a specified direction.

For a leftward arithmetic shift, bits shifted out are lost, and bits on the right end are zero-filled. The C bit of the Keys register is initially set to zero. If the shift causes a sign change (bit 1 of the register changes from 0 to 1 or from 1 to 0), the C bit is set to 1.

For a rightward arithmetic shift, each bit shifted out is stored in the C bit and LINK (bits 1 and 3) of the Keys register. The sign bit is propagated to the right. That is, if the original value of bit 1 is zero, the left-end bits are zero-filled; if the original value of bit 1 is one, the left-end bits are one-filled.

The following functional groups summarize the shift generic instructions.

LOGICAL SHIFT OPERATIONS

ALL n	Logical shift A left n bits
ARL n	Logical shift A right n bits
LLL n	Logical shift L left n bits
LRL n	Logical shift L right <u>n</u> bits

ROTATE SHIFT OPERATIONS

ALR n	Rotate shift A left <u>n</u> bits
ARR n	Rotate shift A right <u>n</u> bits
LLR n	Rotate shift L left <u>n</u> bits
LRR n	Rotate shift L right <u>n</u> bits

ARITHMETIC SHIFT OPERATIONS

ALS	n	Arithmetic	shift 2	Α	left n bits
ARS	n	Arithmetic	shift 2	Α	right n bits
LLS	n	Arithmetic	shift 3	L	left <u>n</u> bits
LRS	n	Arithmetic	shift 3	L	right n bits

<u>Skip Generic Instructions</u>: Skip instructions (and branch and jump instructions, described later in this chapter) alter the normal sequential flow of control in a program. Skip instructions test some condition and skip if the tested condition is true.

Most skip instructions test for a true or false condition and skip zero or one halfword, but some can skip zero, one, or two halfwords, based on the result of a test for a greater-than, equal, or less-than condition. The latter are typically followed by two short-form jump (JMP#) instructions and a third instruction of any type. The two jump instructions transfer control to code that handles two of the tested conditions; the third instruction handles the remaining condition. (Refer to the description of the JMP instruction, below, for valid destinations of short form jumps.) The following example illustrates the technique.

CAZ		Compare A register to zero
JMP#	addr_1	Process $A > 0$ condition
JMP#	addr_2	Process $A = 0$ condition
<inst></inst>		Process $A < 0$ condition
•	•	
•	•	

It is most important to remember, when using skip instructions, that the instructions skip <u>halfwords (16 bits), not instructions</u>. Therefore only short-form instructions (or instructions that can be forced to short form, such as the JMP# instructions illustrated above) should follow any of the skip generic instructions.

The following functional groups summarize the skip generic instructions.

TEST ACCUMULATOR AND SKIP 1 HALFWORD

SAR n	Skip if bit <u>n</u> of $A = 0$; <u>n</u> is a number from 1 through 16
SAS n	Skip if bit <u>n</u> of $A = 1$; <u>n</u> is a number from 1 through 16
SGT	Skip if $A > 0$
SKP	Generic skip (see Instruction Sets Guide)
SLE	Skip if A <= 0
SLN	Skip if bit 16 of $A = 1$
SLZ	Skip if bit 16 of $A = 0$
SMI	Skip if $A < 0$ (bit $1 = 1$)
SNZ	Skip if $A \iff 0$
SPL	Skip if $A \ge 0$ (bit $1 = 0$)
SZE	Skip if $A = 0$

COMPARE ACCUMULATOR AND SKIP 0, 1, OR 2 HALFWORDS

CAZ Compare A to zero and skip: 0 halfwords if A > 0 1 halfword if A = 0 2 halfwords if A < 0

INCREMENT/DECREMENT X REGISTER AND SKIP 1 HALFWORD

IRX	Add 1 to X; skip if X =	0
DRX	Subtract 1 from X; skip	if $X = 0$

TEST C BIT OF KEYS REGISTER AND SKIP 1 HALFWORD

SRCSkip if C bit = 0SSCSkip if C bit = 1

Branch Instructions

Branch instructions, like the skip instructions just described, alter the normal sequential flow of control in a program. Branch instructions can test the following conditions and transfer control to a specifed address if the tested condition is true:

- Contents of the accumulator (A register) with respect to zero
- Contents of the L register with respect to zero
- Contents of the floating accumulator (FAC) with respect to zero
- State of the condition codes (CC)
- State of the C bit of the Keys register
- State of the L bit of the Keys register and condition codes (magnitude)
- Contents of the X or Y register with respect to zero after incrementing or decrementing

Branch instructions can accept only direct addresses. Therefore, they can transfer control only to locations within the same segment as themselves. Jump instructions, described later in this chapter, can transfer control to other segments through indexing or indirection (as well as to their own segments through direct addressing).

The following functional groups summarize the branch instructions. All are long form instructions.

BRANCH ON ACCUMULATOR WITH RESPECT TO ZERO

BEQ	addr	Branch	to	<u>addr</u>	if	Α	= 0
BGE	addr	Branch	to	addr	if	Α	>= 0
BGT	addr	Branch	to	addr	if	А	> 0
BLE	addr	Branch	to	addr	if	Α	<= 0
BLT	addr	Branch	to	addr	if	Α	< 0
BNE	addr	Branch	to	addr	if	А	<> 0

BRANCH ON L REGISTER WITH RESPECT TO ZERO

BLEQ	addr	Branch	to	addr	if	L	= 0
BLGE	addr	Branch	to	addr	if	\mathbf{L}	>= 0
BLGT	addr	Branch	to	addr	if	\mathbf{L}	> 0
BLLE	addr	Branch	to	addr	if	L	<= 0
BLLT	addr	Branch	to	addr	if	\mathbf{L}	< 0
BLNE	addr	Branch	to	addr	if	L	<> 0

Second Edition

BRANCH ON FLOATING ACCUMULATOR WITH RESPECT TO ZERO

BFEQ	addr	Branch					
BFGE	addr	Branch	to	addr	if	FAC	>= 0
BFGT	addr	Branch	to	addr	if	FAC	> 0
BFLE	addr	Branch					
BFLT	addr	Branch					
BFNE	addr	${\tt Branch}$	to	addr	if	FAC	<> 0

BRANCH ON CONDITION CODE IN KEYS REGISTER

BCEQ	addr	Branch	to	addr	if	EQ	bit	=	1	
BCGE	addr	Branch	to	addr	if	\mathbf{LT}	bit	=	0	or EQ bit = 1
BCGT	addr	Branch	to	addr	if	\mathbf{LT}	bit	=	0	and EQ bit = 0
BCLE	addr	Branch	to	addr	if	\mathbf{LT}	bit	=	1	or EQ bit = 1
BCLT	addr	Branch	to	addr	if	\mathbf{LT}	bit	=	1	and EQ bit = 0
BCNE	addr	Branch	to	addr	if	EQ	bit	=	0	

BRANCH ON MAGNITUDE CONDITION

BMEQ	addr	Branch t	to <u>addr</u>	if EQ bit = 1 (same as BCEQ)
BMGE	addr	Branch t	to <u>addr</u>	if L bit = 1 (same as BLS)
BMGT	addr	Branch t	to <u>addr</u>	if L bit = 1 and EQ bit = 0
BMLE	addr	Branch t	to <u>addr</u>	if L bit = 0 and EQ bit = 1
BMLT	addr	Branch t	to <u>addr</u>	if L bit = 0 (same as BLR)
BMNE	addr	Branch t	to <u>addr</u>	if EQ bit = 0 (same as BCNE)

BRANCH ON STATE OF C/L BIT OF KEYS REGISTER

BCR	addr	Branch	to	addr	if	С	bit	=	0
BCS	addr	Branch	to	addr	if	С	bit	=	1
BLR	addr	Branch	to	addr	if	\mathbf{L}	bit	=	0
BLS	addr	Branch	to	addr	if	\mathbf{L}	bit	=	1

BRANCH ON X/Y REGISTER AFTER INCREMENT/DECREMENT

BDX	addr	Decrement	Х	by	1;	branch	to	<u>addr</u>	if	not	zero
BDY	addr	Decrement	Y	by	1;	branch	to	<u>addr</u>	if	not	zero
BIX	addr	Increment	Х	by	1;	branch	to	addr	if	not	zero
BIY	addr	Increment	Y	by	1;	branch	to	addr	if	not	zero

Computed Go To Instruction

The computed go to (CGT) instruction is a multi-directional form of branch instruction, capable of transferring control to any of several destination addresses in the same segment as the CGT instruction itself, depending on a preset value in the A register. It is functionally identical to a FORTRAN computed GO TO statement. A typical sequence is:

```
LDA destination_number
CGT
DATA number_of_destinations
DAC destination_1
DAC destination_2
. . .
DAC destination_n
instruction
```

Let \underline{n} be the number of addresses at which processing can continue. Tn this sequence, the LDA instruction (or any other instruction or series of instructions that establish a value in the A register) loads the A register with a destination_number between 1 and n, inclusive, depending on which of the destinations control is to be transferred to. The DATA statement defines the number of valid destinations, plus 1 to account for invalid A register settings. Thus, if there are 4 valid addresses at which processing can continue, the value of the number_of_destinations operand is 5. If the value in the A register is, say, 2, then the CGT instruction transfers control to destination_2. An invalid value in the A register (a value less than 1 to or greater than <u>number_of_destinations</u> - 1) transfers control to instruction to perform error processing.

The destination addresses must be in the local segment, and must be specified as <u>short (16-bit)</u> addresses; hence the use of a DAC pseudo-operation. Refer to Chapter 5 for a description of the DAC pseudo-operation.

<u>Instruction</u> can be any statement that generates a machine instruction. For example, it could be a CALL statement to a subroutine that prints an error message and then exits the program.

Jump Instructions

V-mode programs can use any of five jump instructions to alter the normal sequence of control. They are all unconditional transfers; they are independent of any previous test conditions. Four of them are jump-and-store instructions, normally used to transfer control to subroutines from which control is expected to return to the code following the jump instruction. (Refer to Chapter 12 for a discussion of subroutine calling.) The remaining one is a one-way jump to code from which no return is expected.

<u>One-way Jump Instruction</u>: A one-way jump instruction is used whenever a control transfer without a subsequent return is required. One of its typical uses is to return from a subroutine to which control has been transferred by one of the four jump-and-store instructions.

The assembler generates a jump instruction in either short or long form, depending on its operand. The short form results for any of the following cases:

JMP	LABEL	(to	LABEL, in the current segment)
JMP	*+nn	(nn	halfwords after current program counter)
JMP	*-nn	(<u>nn</u>	halfwords before current program counter)
JMP	LABEL,X	(to	LABEL, in the current segment, indexed by X)
JMP	PB% , X	(to	address in PB register, indexed by X)

JMP with any other form of operand (that is, indirect, indirect indexed, indexed by Y, or any form of XB-relative or SB-relative) generates the long form.

With some operands, jump instructions that are normally generated in long form can be forced to short form by using the JMP# form of the mnemonic operation code. These forced short-form jumps, together with those itemized above, are the ones that should be used after a three-way skip instruction such as CAZ or CAS. Short-form jumps can be forced with the following operands (LABEL must be within -224 and +255 halfwords of the JMP# instruction).

JMP#	LABEL, *	(LABEL, in the current segment, indirect)
JMP#	LABEL,*X	(LABEL, indirect, post-indexed by X)
JMP#	LABEL,X*	(LABEL, indirect, pre-indexed by X)
JMP#	PB%,*	(procedure base, indirect)
JMP#	PB%,X	(procedure base, indexed by X)
JMP#	PB%,*X	(procedure base, post-indexed by X)
JMP#	PB%,X*	(procedure base, pre-indexed by X)

<u>Jump-and-Store Instructions</u>: Each jump-and-store instruction stores a return address in a specific place (see the descriptions below); the code to which control is transferred must therefore know which form of jump was used to transfer to it so that it can make the appropriate return. The four jump-and-store instructions and their storage and return mechanisms are summarized below. (Further details are given in the <u>Instruction Sets Guide</u>.) JST and JSY are generated as either short or long form, depending on their operands. They can, for some operands, be forced to short form by appending "#" to the operation code (see the description of the JMP instruction, above).

JST[#] addr Store the address following the JST in <u>addr</u>. Jump to addr + 1. Return by JMP addr,*.

JST can jump only to a location in the local segment. Since it modifies <u>addr</u>, a location within the segment, it cannot be used in a shared (pure code) segment.

JSX addr Store the address following the JSX in the X register. Jump to <u>addr</u>. Return by JMP PB%,X.

JSX can jump only to a location in the local segment. It can be used in shared segments, since it does not modify a location in the segment. <u>addr</u> cannot be indexed.

JSXB addr Store the address following the JSXB in the auxiliary base (XB) register. Jump to <u>addr</u>. Return by JMP XB%.

JSXB can jump to nonlocal segments as well as to the local segment. It can be used in shared segments, since it does not modify a location in the segment.

JSY[#] addr Store the address following the JSY in the Y register. Jump to <u>addr</u>. Return by JMP PB%,Y.

JSY can jump only to a location in the local segment. It can be used in shared segments, since it does not modify a location in the segment.

Memory Reference Instructions

This section describes a group of instructions that can refer to or modify the contents of memory locations; that is, they can read from and write to memory.

Because the memory reference instruction group comprises a large number of instructions, their descriptions are divided into several subgroups:

- Memory/register transfer operations
- Memory/register logic operations
- Memory test and skip operations
- Integer operations
- Decimal operations
- Floating point operations
- Character and field operations

All memory reference instructions described in this section are by default long (32-bit) instructions. Some, however, can be forced to short (16-bit) form by using the "#" designator described in the previous section for JMP instructions. These are indicated in the instruction lists in this section by "[#]" following the mnemonic operation code.

<u>Memory/Register Transfer Operations</u>: The instructions in this group transfer the contents of a memory location to a register, or transfer the contents of a register to a memory location. Also included here are instructions that calculate an effective address and load it into a register.

MEMORY/REGISTER TRANSFER OPERATIONS

EAL addr	Load effective address into L register
EALB addr	Load effective address into link base register
EAXB addr	Load effective address into auxiliary base register
IMA[#] addr	Interchange memory and A register
LDA[#] addr	Load 16 bits from memory into A register
LDL addr	Load 32 bits from memory into L register
LDLR addr	Load from addressed register into L register (see
	Instruction Sets Guide)
LDX[#] addr	Load 16 bits from memory into index register X;
	<u>addr</u> cannot be indexed
LDY addr	Load 16 bits from memory into index register Y;
	addr cannot be indexed
RRST addr	Restore user registers (see <u>Instruction Sets Guide</u>)
RSAV addr	Save user registers (see Instruction Sets Guide)
STA[#] addr	Store 16 bits from A register into memory
STAC addr	If contents of B register equals contents of <u>addr</u> ,
	store 16 bits of A register into <u>addr</u> ; (<u>addr</u> is
	generated as a 32-bit address pointer)
STL addr	Store 32 bits from L register into memory
STLC addr	If contents of E register equals contents of <u>addr</u> ,
	store 32 bits of L register into <u>addr;</u> (<u>addr</u> is
	generated as a 32-bit address pointer)
STLR addr	Store L into addressed register (see Instruction
	<u>Sets_Guide</u>)
STX[#] addr	Store index register X into memory; addr cannot be
	indexed
STY addr	Store index register Y into memory; addr cannot be
	indexed

<u>Memory/Register Logic Operations</u>: The instructions in this group perform logic operations on a register based on the contents of a memory address.

MEMORY/REGISTER LOGIC OPERATIONS

ANA[#] addr	Logical AND memory to A register
ANL addr	Logical AND memory to L register
ERA[#] addr	Exclusive OR memory to A register
ERL addr	Exclusive OR memory to L register
ORA addr	Inclusive OR memory to A register

<u>Memory Test and Skip Operations</u>: The instructions in the following group test a memory location in various ways, and skip or do not skip based on the result.

MEMORY TEST AND SKIP OPERATIONS

CAS[#] addr	Compare A register to memory and skip:
	0 halfwords if $A > memory$
	1 halfword if $A = memory$
	2 halfwords if A < memory
CLS addr	Compare L register to memory and skip:
	0 halfwords if $L > memory$
	1 halfword if $L = memory$
	2 halfwords if $L < memory$
IRS[#] addr	Increment memory and skip if 0

<u>Integer Operations</u>: The instructions in this group perform binary integer arithmetic operations involving a register and a memory location. (Decimal and floating point operations are described later in this chapter.)

In all cases, one of the operands of the integer operation must have been stored in the appropriate register before the operation is performed. Use the positioning instructions listed below to properly position operands in the L and E registers before DIV and DVL operations, and after MPY and MPL operations. See the <u>Instruction Sets</u> <u>Guide</u> for details on how positioning is done.

Unless otherwise noted, the result of the operation is stored in the register, not in the memory location. A store instruction (appropriate to the register type) must follow the operation if the result is to be used later and if the same register (or part of it) is used in intervening operations. For example, an integer operation leaving its result in the A register, followed by one leaving its result in the L register, destroys the result in the A register, since A is the upper half of L. An STA instruction should appear between the two integer operations.

In some cases, consecutive, or chained, integer operations involving the same register or parts of a register are valid, provided the the memory operands are of the correct length. For example, an algebraic expression such as

Y = M * X + B

Second Edition

can be coded as the following instruction sequence:

LDA Μ MPY Х ADL В PIMA STA Y ٠ • . DATA 3 М DATA 2 Х В DATA 5L Y BSS 1

The DATA statements declare \underline{M} and \underline{X} as 16-bit quantities for the MPY operation, and \underline{B} as a 32-bit quantity for the ADL operation. The result of the sequence (\underline{Y}) is in the L register. The PIMA instruction properly positions the result in the A register for further 16-bit operations; omit the PIMA if subsequent operations involve 32-bit quantities.

Exception conditions can occur for integer operations if the results are outside the range of the result location. In an operation such as the example above, if the result in the L register is greater than +32767 or less than -32768, the PIMA instruction would cause an overflow condition to be set. The <u>Instruction Sets Guide</u> describes, for each instruction, the result limits and the disposition of exception conditions for that instruction.

POSITIONING OPERATIONS

PIDA	Position before integer divide
PIDL	Position before long integer divide
PIMA	Position after integer multiply
PIML	Position after long integer multiply

INTEGER ARITHMETIC OPERATIONS

ADD[#] addr	Add 16-bit memory to A register
ADL addr	Add 32-bit memory to L register
DIV[#] addr	Divide 32-bit A/B register by 16-bit memory; 16-bit
	quotient in A register, 16-bit remainder in B register
DVL addr	Divide 64-bit L/E register by 32-bit memory; 32-bit
	quotient in L register, 32-bit remainder in E
	register
MPL addr	Multiply L register by 32-bit memory; high half of
	result in L register, low half of result in E register
MPY[#] addr	Multiply A register by 16-bit memory; high half of
	result in A register, low half of result in B
	register
SBL addr	Subtract 32-bit memory from L register
SUB[#] addr	Subtract 16-bit memory from A register
	caperade is all memory from in register

<u>Decimal Operations</u>: The instructions in this group perform decimal arithmetic operations involving two memory locations. Since the amount of information required to perform a decimal operation cannot be contained in a single instruction such as XAD (decimal add), information about the operands' addresses and characteristics (length, data type, scale differential, etc.) must be stored elsewhere. The setup operations are described below.

Before performing any decimal operation, your program must store the following information in the indicated registers:

Operand address 1 Field address register 0 (FAR0) Operand address 2 Field address register 1 (FAR1) Control word L register

For the decimal edit (XED) instruction only, a fourth setup operation is necessary: the address of the beginning of the edit control subprogram must be loaded into the auxiliary base (XB) register. The EAXB instruction is used for this purpose (see <u>Memory/Register Transfer</u> <u>Operations</u>, earlier in this chapter).

The field address registers are loaded by using EAFA instructions (see <u>Character and Field Operations</u>, later in this chapter, and the EAFA instruction description in the <u>Instruction Sets Guide</u>).

The control word and the operand addresses can be defined and loaded as shown below for a decimal add:

EAFA 0,DATA_0 EAFA 1,DATA_1 LDL CTL_WD (or LDL ='02004212001L) XAD . . . CTL_WD DATA '02004212001L DATA_0 DATA 2030 DATA_1 DATA 59846

Each decimal instruction description given in the <u>Instruction Sets</u> <u>Guide</u> defines the control word fields required by that instruction. You must determine the corresponding bit patterns in each case and transform the required bits into their octal equivalent (you may also use a decimal or hexadecimal equivalent, or the bit string itself). Chapter 6 of the <u>System Architecture Reference Guide</u> describes the control word and its fields in detail.

Whether you declare the control word as a separate data item or use a literal value, be sure that you define it as a <u>long</u> (32-bit) quantity by appending <u>L</u> to either declaration. Otherwise only (the low-order) 16 bits will be allocated; the LDL will nonetheless load 32 bits, giving unpredictable results for the decimal operation.

The example above uses simple unsigned decimal declarations as operands. Various other declarations can be used, depending on whether your program uses packed decimal, leading or trailing sign, or separate or embedded sign representations. These representations are described in detail under <u>DECIMAL DATA</u> in Chapter 6 of the <u>System Architecture</u> Reference Guide.

Unless otherwise noted, the result of a decimal operation is stored in the field represented by the address in FAR1 (field 2).

Arithmetic exception conditions can occur for decimal operations if the results are outside the range of the result location. The <u>Instruction</u> <u>Sets Guide</u> describes, for each instruction, the disposition of exception conditions for that instruction.

Some decimal operations use several of the general registers during their execution. It is the program's responsibility to save and restore these registers when necessary.

The decimal operations are summarized below. All are short form instructions.

DECIMAL ARITHMETIC OPERATIONS

XAD	Decimal add or subtract, depending on control word
XCM	Decimal compare
XDV	Decimal divide field 2 by field 1; quotient and remainder in field 2 (see <u>Instruction Sets Guide</u>)
XMP	Decimal multiply (see <u>Instruction Sets Guide</u> for setup and result placement in field 2)
XMV	Decimal move

DECIMAL CONVERSION AND EDITING OPERATIONS

- XBTD Convert binary to decimal (see <u>Instruction Sets Guide</u> for location of binary number); result in field 1, does not alter field 2 or FAR1
- XDTB Convert decimal to binary; source in field 1, does not alter field 2 or FAR1 (see <u>Instruction Sets Guide</u> for location of binary number)
- XED Edit under control of a subprogram (see <u>Instruction</u> <u>Sets Guide</u> for setup and control program information)

Floating Point Operations: The instructions in this group perform operations on single-precision, double-precision, or quad-precision floating point numbers. The four arithmetic operations can be performed, as can a variety of load, store, test, skip, and other such operations. Instructions that branch as a result of tests on the floating accumulator are summarized under <u>Branch Instructions</u>, earlier in this chapter.

Most operations involve the use of a group of user registers known collectively as floating accumulators (FACs). The accumulators occupy the same physical locations as the field address and field length registers FAR0, FLR0, FAR1, and FLR1. Chapter 6 of the <u>System Architecture Reference Guide</u> gives details on the structure of the accumulators; accumulator and memory storage capacities for floating point numbers; and normalization, rounding, and overflow conditions. See also Chapter 9 of the same volume for some cautions on floating point and field register overlap.

The following subgroups summarize the floating point operations. Unless otherwise stated, instruction mnemonics that begin with \underline{F} operate on single-precision numbers; those beginning with \underline{D} operate on double-precision numbers; those beginning with \underline{Q} operate on quad-precision numbers. FAC, DAC, and QAC, refer to the floating accumulator for single, double, and quad precision, respectively.

FLOATING ACCUMULATOR OPERATIONS

DFCM	Two's-complement DAC mantissa
DFCS addr	Compare DAC with memory and skip: 0 halfwords if DAC > memory
	1 halfword if DAC = memory
	2 halfwords if DAC < memory
DFLD addr	Load DAC from memory (does not normalize before
	loading)
DFST addr	Store DAC into memory (does not normalize before
FCM	storing)
FCS addr	Two's-complement FAC mantissa Compare FAC with memory and skip:
rcs addr	0 halfwords if FAC > memory
	1 halfword if FAC = memory
	2 halfwords if FAC < memory
FLD addr	Load FAC from memory
FSGT	Skip 1 halfword if FAC > 0; used for all precisions
FSLE	Skip 1 halfword if FAC <= 0; used for all precisions
FSMI	Skip 1 halfword if FAC < 0; used for all precisions
FSNZ	Skip 1 halfword if FAC <> 0; used for all precisions
FSPL	Skip 1 halfword if FAC > 0; used for all precisions
FST addr	Store FAC into memory (does not normalize before storing)
FSZE	Skip 1 halfword if FAC = 0; used for all precisions
QFCM	Two's-complement QAC
QFCS addr	Compare QAC with memory and skip:
	0 halfwords if QAC > memory
	1 halfword if QAC = memory
	2 halfwords if QAC < memory
QFLD addr	Load QAC from memory
QFST addr	Store QAC into memory (does not normalize before storing)

FLOATING POINT CONVERSION OPERATIONS

FCDQ	Convert double to quad
FDBL	Convert single to double
FLTA	Convert A register integer to floating point and store in FAC
FLTL	Convert L register integer to floating point and store in FAC
INTA	Convert DAC to integer and store in A register (ignores fractional part)
INTL	Convert DAC to integer and store in L register (ignores fractional part)
QINQ	Convert QAC to integer and store in QAC (see <u>Instruction Sets Guide</u>)
QIQR	Convert and round QAC to integer and store in QAC (see Instruction Sets Guide)

8-26

FLOATING POINT ARITHMETIC OPERATIONS

DFAD addr	Add memory to DAC
DFDV addr	Divide DAC by memory
DFMP addr	Multiply DAC by memory
DFSB addr	Subtract memory from DAC
FAD addr	Add memory to FAC
FDV addr	Divide FAC by memory
FMP addr	Multiply FAC by memory
FSB addr	Subtract memory from FAC
QFAD addr	Add memory to QAC
QFDV addr	Divide QAC by memory
QFMP addr	Multiply QAC by memory
QFSB addr	Subtract memory from QAC

FLOATING POINT ROUNDING OPERATIONS

DRN	Round quad to double; store in bits 1 through 64 of
	QAC (see Instruction Sets Guide for rounding rules)
DRNM	Round quad to double towards minus infinity; store in
DIGHT	bits 1 through 64 of QAC (see Instruction Sets Guide
	for rounding rules)
DRNP	Round quad to double towards plus infinity; store in
	bits 1 through 64 of QAC (see Instruction Sets Guide
	for rounding rules)
DRNZ	Round quad to double towards zero; store in bits 1
DIG	through 64 of QAC (see Instruction Sets Guide for
	rounding rules)
FRN	Round double to single; store in bits 1 through 48 of
	DAC (see <u>Instruction Sets Guide</u> for rounding rules)
FRNM	Round double to single towards minus infinity; store
	in bits 1 through 48 of DAC (see Instruction Sets
	Guide for rounding rules)
FRNP	Round double to single towards plus infinity; store in
	bits 1 through 48 of DAC (see <u>Instruction Sets Guide</u>
	for rounding rules)
FRNZ	Round double to single towards zero; store in bits 1
	through 48 of DAC (see Instruction Sets Guide for
	rounding rules)

FLOATING POINT LOAD INDEX OPERATIONS

DFLX addr	Load X register with 4 times 16-bit contents of memory;
	<u>addr</u> cannot be indexed
FLX addr	Load X register with 2 times 16-bit contents of memory;
	addr cannot be indexed
QFLX addr	Load X register with 8 times 16-bit contents of memory;
	addr cannot be indexed

Character and Field Operations: V-mode programs can operate on characters and character strings (fields) with the aid of the field address registers FAR0 and FAR1 and the field length registers FLR0 and FLR1. These registers operate in pairs, FAR0/FLR0 and FAR1/FLR1. (These are the same registers used in the decimal operations described earlier in this chapter.) The discussion below summarizes the requirements common to many of the character and field operations; detailed information can be found in Chapter 6 of \mathtt{the} System Architecture Reference Guide and in the Instruction Sets Guide. In this description, the terms character and byte are equivalent, and represent either the high-order or low-order eight bits of a halfword.

In operations in which only one pair of FAR/FLR registers is involved (such as LDC and STC), either pair (0 or 1) can be specified. For operations involving both pairs (such as ZED or ZMV), FAR0/FLR0 represents the source string and FAR1/FLR1 represents the destination string.

Before and during a character or field operation the FAR contains the address of the next character to be operated on, while the FLR contains the number of characters yet to be processed. Both registers must be preloaded with the appropriate address and length information before the operation can begin. Use the EAFA instruction to load the beginning address of the field into FAR, and the LFLI instruction to load the field length (in bytes) into FLR. (See the instruction summaries below, and the detailed descriptions in the <u>Instruction Sets</u> Guide.)

The initializing instructions are coded as shown below. \underline{far} or \underline{flr} represents the field register pair number (0 or 1).

EAFA far,addr	initialize for left byte at <u>addr</u> , <u>OR</u>
EAFA far,addr+8B	initialize for right byte at <u>addr</u>
LFLI flr,number	initialize field length in bytes

After execution of the EAFA instruction, the FAR contains a segment/offset address and the FLR contains the character offset (see the next paragraph) within the halfword at the segment/offset location.

After execution of the LFLI instruction, bits 44 through 64 of the FLR contain the length of the field (the number of characters) to be operated on. In addition to the field length information, the FLR contains, in bits 1 to 4, the character offset which, during the character or field operation, is updated to point to the next character to be processed. The bit field can thus be considered a four-bit extension of the segment/offset address in FAR. The value in the bit field at any given time is either '0000'b or '1000'b (0 or 8 decimal), representing the left or right byte, respectively, at the segment/offset location. Each time the bit field is updated to 0, the offset part of the address is incremented by 1.

Second Edition

For the edit and translate (ZED and ZTRN) instructions, an additional setup operation is necessary: the address of the beginning of the edit control subprogram (for ZED) or the beginning of the translation table (for ZTRN) must be loaded into the auxiliary base (XB) register. The EAXB instruction is used for this purpose (See <u>Memory/Register Transfer</u> Operations, earlier in this chapter.)

Character and field operations are of two types; those that process one character per invocation of an instruction (LDC and STC), and those that operate on an entire field with one invocation of an instruction (such as ZED, ZFIL, ZMV). LDC and STC can be used to process consecutive characters one at a time, and are often coded in a loop. The loop is typically terminated by a branch on condition code equal (BCEQ); this is possible because the LDC or STC instruction decrements the length field in FLR for each character processed, and sets the condition codes equal when the count reaches zero. The field operations other than LDC and STC do not need programmed loops to operate on fields; their looping is internal to the instruction, and the condition codes at their termination are usually indeterminate.

Character and field operations use several of the general registers during their execution. It is the program's responsibility to save and restore these registers when necessary.

The following groups summarize the instructions used in character and field operations. The designations <u>far</u> and <u>flr</u> represent the number (0 or 1) of the field register pair.

FIELD REGISTER OPERATIONS

ALFA	far	Add contents of L register to FAR <u>far</u>
EAFA	far,addr	Load memory address into FARfar
LFLI	flr,n	Load <u>n</u> into FLR <u>flr</u>
STFA	far,addr	Store contents of FARfar into memory (stores 32 or
		48 bits see Instruction Sets Guide)
TFLL	flr	Transfer contents of FLRflr to L register
TLFL	flr	Transfer contents of L register to FLR <u>flr;</u> maximum
		allowable number is 2**20 (the number of bits in a
		64K segment)

CHARACTER AND FIELD OPERATIONS

LDC flr	<pre>If FLRflr is nonzero, load character pointed to by FARflr into bits 9 through 16 of A register; else set condition codes equal</pre>
STC flr	If FLR <u>flr</u> is nonzero, store bits 9 through 16 of A register in location pointed to by FAR <u>flr</u> ; else set condition codes equal
ZCM	Compare fields at FAR0 (F1) and FAR1 (F2); if F1 > F2, set condition codes GT if F1 = F2, set condition codes EQ if F1 < F2, set condition codes LT
ZED	Edit character field (see <u>Instruction Sets Guide</u> for edit control information)
ZFIL	Fill field starting at FAR1 with the character in bits 9 to 16 of L register; FLR1 specifies length of string to fill
ZMV	Move field starting at FAR0 to field starting at FAR1; FLRs define lengths of fields (see <u>Instruction Sets Guide</u> for treatment of unequal length fields)
ZMVD	Move field starting at FAR0 to equal length field starting at FAR1; FLR1 defines length of fields
ZTRN	Translate field starting at FAR0 and store in field starting at FAR1; FLR1 defines length of fields, XB contains beginning address of translation table (see <u>Instruction Sets Guide</u> for the translation algorithm)

Process-Related Operations

The instructions in this group are concerned with various aspects of the control of a process and its related procedures. Chapters 8 and 9 of the <u>System Architecture Reference Guide</u> discusses process exchange and procedure calls in detail. Appendix C of the same volume describes process exchange on the Prime 850.

Only summary lists of these instructions are presented in this chapter; the <u>Instruction Sets Guide</u> goes into further detail on each one.

ADDRESS MODE CHANGE OPERATIONS

E16S	Enter	16S	address	mode
E32I	Enter	32I	address	mode
E32R	Enter	32R	address	mode
E32S	Enter	32S	address	mode
E64R	Enter	64R	address	mode
E64V	Enter	64V	address	mode

INTER-PROCECURE TRANSFER OPERATIONS

ARGT	Argument transfer
CALF addr	Call fault handler whose ECB is at addr
PCL addr	Call procedure whose ECB is at <u>addr</u>
PRTN	Procedure return
STEX	Stack extend

QUEUE MANAGEMENT OPERATIONS

ABQ addr	Add entry in A register to bottom of queue pointed to by addr
ATQ addr	Add entry in A register to top of queue pointed to by addr
RBQ addr	Remove from bottom of queue pointed to by <u>addr</u> and store in A register
RTQ addr	Remove from top of queue pointed to by <u>addr</u> and store in A register
TSTQ addr	Set A register to number of items in queue pointed to by <u>addr</u>

HARDWARE-RELATED OPERATIONS

SMCR	Skip 1 halfword if machine check flag reset (0)
SMCS	Skip 1 halfword if machine check flag set (1)
SSSN	Store system serial number in memory block specified by
	XB register

MISCELLANEOUS OPERATIONS

HLT	If not in ring 0, simulate a processor halt and display
	a message
NOP	No operation; proceed to next instruction
STTM	Store process timer in memory specified by XB register
SVC	Supervisor call
XEC addr	Execute a single instruction at <u>addr</u>

.

Restricted Instructions

The instructions in this group deal mainly with the manipulation of system data structures that are essential to PRIMOS operation, and are therefore protected against access by the casual user. They can be executed by users who have access to ring 0. Refer to Chapter 5 of the <u>System Architecture Reference Guide</u> for further information on these instructions. Chapter 10 of the same volume contains information on the role of interrupts process exchange.

Only summary lists of these instructions are presented in this chapter; the Instruction Sets Guide goes into further detail on each one.

INTERRUPT HANDLING OPERATIONS

ENB	Enable interrupts
ENBL	Enable interrupts (local)
ENBM	Enable interrupts (mutual)
ENBP	Enable interrupts (process)
INBC addr	Interrupt notify beginning; clear active interrupt
INBN addr	Interrupt notify beginning
INEC addr	Interrupt notify end; clear active interrupt
INEN addr	Interrupt notify end
INH	Inhibit interrupts
INHL	Inhibit interrupts (local)
INHM	Inhibit interrupts (mutual)
INHP	Inhibit interrupts (process)
IRTC	Interrupt return; clear active interrupt
IRTN	Interrupt return

INPUT/OUTPUT OPERATION

EIO addr Execute I/O

ADDRESS TRANSLATION OPERATIONS

ITLB	Invalidate	STLB	entry
LIOT addr	Load IOTLB		
PTLB	Purge TLB		

PROCESS EXCHANGE OPERATIONS

LPID Load Process ID register from bits 1 through 10 of A register LPSW addr Load program status word from memory

SEMAPHORE OPERATIONS

NFYB addr Notify semaphore at <u>addr</u>; use LIFO queuing NFYE addr Notify semaphore at <u>addr</u>; use FIFO queuing WAIT addr Wait on semaphore at <u>addr</u>

MISCELLANEOUS OPERATIONS

- RMC Reset machine check flag to 0
- RTS Reset time slice

STPM Store processor model number and microcode revision number in memory block specified by XB register

9 Machine Instructions -- I Mode

This chapter describes the set of machine instructions that is available to you when your program is executing in 32I addressing mode (commonly referred to simply as $\underline{I \mod e}$). It also describes the various types of addressing usable in I mode, as well as the registers available to I mode programs.

TYPES OF ADDRESSING

I-mode programs use both short and long form instructions. All instructions that refer to memory locations, either for data manipulation or as destinations in control transfers, are long form (32-bit) instructions. Those that manipulate registers and perform operations unrelated to memory are mostly short form (16-bit).

Direct long form instructions can address all locations in any 128-Kbyte segment pointed to by one of the four base registers; indirect long form instructions can address all locations in up to 4096 128-Kbyte segments.

I mode also supports general register relative, register to register, and <u>immediate</u> addressing for many instructions. These addressing forms are described under <u>Addressing Through Registers</u>, in this section. The instructions that allow these addressing forms are so identified in the instruction summaries later in this chapter.

I-mode memory addresses at execution time (known as effective addresses) are virtual addresses consisting of a segment number and an

offset. The offset identifies a particular word relative to the beginning of the segment. Segment numbers and offsets are commonly represented (in listings such as memory maps produced by linkers) as two octal numbers separated by a slash:

4001/1025

The offset of the first word in any segment is 0; therefore the address shown above represents the (octal) 1026th word in segment (octal) 4001. Segmented addressing is fully described in the <u>System</u> Architecture Reference Guide.

Segment numbers (at least in their resolved form) do not appear in an assembly listing; generally only the offsets appear, with a code indicating the type of segment in which they will eventually reside. It is the linking operation performed by SEG or BIND that (among other things) establishes segment numbers based on whether the data or instruction in question is defined in a procedure, stack, or linkage segment of the program. For information on program linking and how segments are allocated, refer to the <u>SEG and LOAD Reference Guide</u> and the Programmer's Guide to BIND and EPFs.

The assembler keeps track of segment information so that, when you use a label as an operand in an instruction, you do not need to concern yourself with specifying the segment in which that label was defined.

The processor hardware uses various components of an instruction to decide which of six addressing forms to use in the instruction's execution:

- Direct
- Indexed
- Indirect
- Indirect indexed
- General register relative
- Register to register
- Immediate

These addressing forms are summarized below. Detailed information on addressing can be found in Chapter 3 of the <u>System Architecture</u> Reference Guide.

Direct Address

A direct address is indicated by an operand of the form

LABEL1 [+ | - LABEL2 ... + | - LABELn]

The operand is the simple symbolic name of an element defined somewhere within the referencing segment, or a combination of such names which, when combined arithmetically, yield a single numeric displacement within the limits of the segment. In certain cases, you can also use absolute numbers or other literal values; the assembler resolves them to displacements. The processor, at execution time, adds the displacement to the contents of the appropriate base register (procedure, link, or stack) to form the effective address.

Indexed Address

Indexing provides a convenient way to address successive elements in a table or to count iterations in a loop.

An indexed address is indicated by an operand of the form

LABEL, gr

where <u>gr</u> is the designation of one of the general registers 1 through 7. I-mode instructions can use any of the general registers 1 through 7 as an index register. (I-mode register usage is described later in this chapter.)

Here, LABEL is normally a single symbolic name whose displacement value is determined as in direct addressing. The processor then adds this displacement to the current contents of a general register, whose value must have been previously set by the program. The result of the addition is the effective address.

Indirect Address

An indirect address is indicated by an operand of the form

LABEL, *

Indirect addresses enable a program to make a memory reference to a location through an indirect pointer. A primary use of indirect addressing is to refer to locations outside of the segment making the reference. Prime processors pass arguments to subroutines by address rather than by value. Therefore, subroutines (which frequently reside outside their callers' segments and cannot access or be accessed by their callers using direct addressing) must use indirect pointers to communicate with their callers. In an indirect address, LABEL is a single symbolic name whose displacement value is determined as in direct addressing. However, rather than using the resulting address directly as the target of the operation, the processor interprets it as the address of a pointer which, in turn, contains the address of the target. Only one level of indirection is allowed in I-mode programs; that is, the contents of the pointer cannot itself be an indirect address.

Since an indirect pointer is a 32-bit address, it can contain segment as well as displacement information, and can thus address across segment boundaries, which addresses that contain only displacement information cannot do. Indirect pointers can also be 48 bit entities, and are used when it is necessary to address specific bits within the target.

Indirect Indexed Address

Indirect indexed addresses take one of two forms, depending on whether indexing is performed before or after indirection:

LABEL,gr*	pre-indexed by general register <u>gr</u>
LABEL,*gr	post-indexed by general register gr

In pre-indexing, the processor adds the contents of the register to the value of LABEL, and uses the result as an indirect address to form the effective address. In post-indexing, the processor resolves the indirect address of LABEL, then adds the register contents to it to form the effective address.

Each form of indirect indexed addressing has its usefulness in particular situations. Pre-indexing is useful in stepping through a table of <u>addresses</u>, as in the first of the following examples. Post-indexing is used primarily in stepping through a table of <u>data</u>, as in the second example.

9-4

Example	1 (pre-ir	dexed indirect):						
STAI	SEGF RT LH P LH STH STH CALI AP CALI	7,=-8 2,TABLE+8,7* 2,NUMBER 7,SAVE7 TODEC NUMBER,SL TONL	pre-indexed	through	IP	table	to d	data
	LH BHI2	•						
*	PRTN							
	LINK							
TABI		TEST1 TEST2 TEST3 TEST4						
NUM	BER BSS	1						
SAVE	E7 BSS	1						
TEST								
TES								
TES		••						
TEST								
ECBS	\$ ECB	START						

Example 2 (post-indexed indirect):

ECB\$

END

.

	SEGR RLIT	
START LOOP	LH LH STH STH CALL AP CALL LH BHD1 PRTN	7,=5 2,TABLE,*7 post-indexed to table of data 2,NUMBER 7,SAVE7 TODEC NUMBER,SL TONL 7,SAVE7 7,LOOP
TABLE NUMBER SAVE7	LINK IP BSS BSS	TAB-1 1 1
TAB ECB\$	DATA ECB END	1, 3, 5, 7, 9 START ECB\$

Both of these programs print out a list of data items, one per line; the first addresses the items through a table of indirect pointers (IPs) which in turn contain the addresses of the data items, while the second accesses the items in the data table itself. In both cases the tables consist of equal-length entries: in the first they are 32-bit pointers, and in the second they are 16-bit constants. This accounts for the difference in the incrementing or decrementing technique used in the two examples. The first uses an increment of 2 (BHI2) to step through the 32-bit pointers; the second used a decrement of 1 (BHD1) to step through the 16-bit data items.

Note that the CALL statements generate procedure call (PCL) instructions, which destroy the contents of register 7, among others, if argument passing is required (as it is for the calls to the TODEC subroutine). The register must therefore be saved before the calls and restored after the calls. (Refer to the description of the PCL instruction in the Instruction Sets Guide.)

Addressing Through Registers

Many I-mode memory reference instructions have, in addition to a memory reference format, two forms of addressing in which a general register replaces a memory address. These are known as <u>general register</u> relative and <u>register to register</u> addressing.

<u>General Register Relative Addressing</u>: This addressing format is useful in the manipulation of data within a structured record or data storage area, in which a given field is always at the same position relative, say, to the beginning of the record or to a primary key field. General register relative addressing involves two registers. The first is used in the normal way for source, destination, or result storage, while the second is used in much the same way as a base register and contains, rather than a data value, a segment/offset address that points to a memory location. The instruction does its work at this location or some location relative to it.

An instruction in general register relative format is always 32 bits long. Bits 1 through 16 contain, in addition to the operation code, two general register designator fields. One specifies the number of the source, destination, or result register; the other the number of the register containing the address pointer. Bits 17 through 32 contain a positive or negative augment to be applied to the address pointer. Some examples are:

L	1,R0%	Load GR1 with the data at the address contained in GR0
A	1,R0%+2	Add to the contents of GR1 the data at 2 locations after the address contained in GR0
ST	1,R0%-4	Store the contents of GR1 at 4 locations before the address in GR0

Bits 17 through 32 of each instruction contain the augment 0, +2 or -4. (Negative augments are in two's-complement form.) If no augment is specified, as in the first instruction, bits 17 through 32 contain 0. GRO must be preloaded with the address relative to which these actions are performed. The sequence shown above can be coded in the following way:

	SEGR		
•	•		
•	•		
	EAR L A ST	0,STOR 1,R0% 1,R0%+2 1,R0%-4	preload address of STOR into R0 load contents of STOR into GR1 add contents of STOR+2 to GR1 store GR1 into STOR-4
•	•		
•	•		
STOR	LINK BSS DEC DEC	4 10L 5L	location of STOR-4 location of STOR location of STOR+2

In the instruction summary lists later in this chapter, instructions that can operate in the general register relative format are indicated by a \underline{G} following the instruction format.

<u>Register to Register Addressing</u>: This form of addressing manipulates one register with respect to another, as in a transfer of the contents of one register to another. Some examples are:

\mathbf{L}	1,2	Load contents of GR2 into GR1
ST	0,7	Store contents of GR0 into GR7
А	7,6	Add contents of GR6 to contents of GR7

In this form, the instruction is always 16 bits long; the instruction contains, in addition to the operation code, fields designating the source and destination register numbers. The second register contains the value that the displacement address would normally point to.

In the instruction summary lists later in this chapter, instructions that can operate in the register to register format are indicated by an \underline{R} following the instruction format.

Immediate Addressing

Some instructions that allow one or both of the register formats also allow an immediate format. In this form of addressing, instructions are always 32 bits long. Bits 17 through 32 contain, instead of a displacement, a numeric operand value coded as a literal:

A 2,=10 or A 2,=10L

Literals are coded as described under <u>Operand Field</u>, in Chapter 3. The above example adds the numeric value 10 to the contents of general register 2. The literal can be coded as either short (16 bits, without the <u>L</u>) or long (32 bits, with the <u>L</u>). The way it is coded determines what part of the register is affected. The short literal generates what is known as a <u>type 1</u> immediate instruction, which affects the high half of the register; the long literal generates a <u>type 2</u> immediate instruction, which affects the entire register. Single and double precision floating point literals can also be coded as operands of single and double precision floating point instructions; these generate <u>type 3</u> immediate instructions.

Refer to the 32I Mode Summary table in Appendix B of the <u>Instruction</u> <u>Sets Guide</u> for the bit structure that determines the type of an immediate instruction.

In the type 1 immediate format, whether the low half of the register is affected is determined by the operation: a type 1 load instruction loads into the high half of the register and zero-fills the low half. A type 1 add or subtract instruction affects the high half and leaves the low half unchanged.

Regardless of whether the literal is 16 or 32 bits long, if the numeric value of the constant will fit into 16 bits, it is placed in bits 17 through 32 of the instruction; otherwise the instruction in effect becomes a memory reference format instruction whose displacement points to a literal storage location in memory. Thus, any integer constant whose value is between -2**15 and +2**15 - 1, or any string constant of one or two characters, can be represented in an immediate format instruction.

In the instruction summary lists later in this chapter, instructions that can operate in the immediate format are indicated by an \underline{I} following the instruction format.

REGISTER USAGE

The registers listed on the following page are available to I-mode programs; their sizes are given in bits.

Register	Size	Function		
0-7	32	General Registers 0 through 7		
FAR0	32	Field address register 0		
FAR1	32	Field address register 1		
FLR0	32	Field length register 0		
FLR1	32	Field Length register 1		
FAC0	64	Floating point accumulator 0 (single		
		precision); concatenation of FAR0 and FLR0		
FAC1	64	Floating point accumulator 1 (single		
		precision); concatenation of FAR1 and		
		FLR1		
DAC0	64	Floating point accumulator 0 (double		
		precision); concatenation of FAR0 and		
		FLRO		
DAC1	64	Floating point accumulator 1 (double		
		precision); concatenation of FAR1 and		
		FLR1		
QAC	128	Floating point accumulator (quad		
z		precision); concatenation of FAR0, FLR0,		
		FAR1 and FLR1		
PB	32	Procedure base register		
SB	32	Stack base register		
LB	32	Link base register		
XB	32	Auxiliary base register		
AD	52	AUVITIALA DASE LEATSPEL		

The registers listed above are available to all I-mode programs, executing in both ring 0 and ring 3. These, as well as others available only to ring 0 programs, are described in the discussion of user register files in Chapter 9 of the <u>System Architecture Reference</u> <u>Guide</u>. If your program uses a FAC, pay particular attention to the discussion of overlap between floating point and field registers in that chapter.

Saving and Restoring Registers

If your program uses PCL instructions (generated by CALL statements), bear in mind that PCL destroys the contents of the GR3, GR5, GR7, FAC1, and XB registers. The code that is executed as a result of the CALL may use other registers (such as GR0, GR2, and FAC0). It is therefore prudent to provide for saving the contents of any registers whose contents are established before the CALL and are required after the call. This can be done easily by use of the register save (RSAV) and register restore (RRST) instructions; refer to the <u>System Architecture</u> <u>Reference Guide</u> for more information on saving and restoring registers.

The same precautions apply to most of the decimal operations and character and field operations. Each of these instruction descriptions in the <u>Instruction Sets Guide</u> indicates which registers, if any, the instruction uses.

You should be aware that when your program switches from I mode to V mode (as it might when calling a subroutine), there is a correspondence between registers in the user register set in the two modes. For example, the V-mode L register corresponds to I-mode general register 2 (GR2); the V-mode A and B registers correspond to the high and low halves, respectively, of I-mode register GR2. Therefore, if your I-mode program calls a V-mode subroutine and expects the result to occupy all 32 bits of general register 2 upon return from the subroutine, the subroutine should load the return value in the L register before returning to its caller.

A complete list of user registers and their intermode correspondences is given in the discussion of user register files in Chapter 9 of the System Architecture Reference Guide.

THE I-MODE INSTRUCTION SET

This section briefly describes the instructions that can be used in I-mode programs. Complete descriptions of all I-mode instructions can be found, listed alphabetically, in Chapter 3 of the <u>Instructions Sets</u> Guide.

In the summary instruction lists in the rest of this chapter, instructions that operate on the <u>high half of GRr</u> will affect bits 1 through 16 of the 32-bit register and may affect bits 17 through 32; those that operate on the low half will affect bits 17 through 32 and may affect bits 1 through 16. Instructions that are designated as operating simply on <u>GRr</u> affect the entire 32 bits.

I-mode instructions can be arranged in the following groups:

- Generic (register and shift)
- Branch and jump
- Memory reference
- Decimal
- Floating point
- Character
- Process-related operations
- Restricted operations

Generic Instructions

The generic instruction group comprises two subgroups: register generic and shift generic.

<u>Register Generic Instructions</u>: This subgroup contains chiefly instructions that manipulate the contents of the eight general registers GR0 through GR7 in various ways and under various conditions.

REGISTER INCREMENT/DECREMENT OPERATIONS

DH1	r	Decrement	high half of GR <u>r</u> by 1
DH2	r	Decrement	high half of GRr by 2
DR1	r	Decrement	GR <u>r</u> by 1
DR2	r	Decrement	
IH1	r	Increment	high half of GR <u>r</u> by 1
IH2	r	Increment	high half of GR <u>r</u> by 2
IR1	r	Increment	GR <u>r</u> by 1
IR2	r	Increment	GR <u>r</u> by 2

REGISTER CLEAR OPERATIONS

CR r	Clear GR <u>r</u> to zero
CRHL r	Clear high half of GR <u>r</u> to zero
CRHR r	Clear low half of GR <u>r</u> to zero
ICHL r	Interchange halfwords of GRr and clear high half
ICHR r	Interchange halfwords of GRr and clear low half

REGISTER TRANSFER OPERATIONS

IRH	r	Interchange halfwords of GR <u>r</u>
INK	r	Transfer Keys register to GR <u>r</u>
OTK	r	Transfer GRr to Keys register
ICHL	r	Interchange halfwords of GRr and clear high half
ICHR	r	Interchange halfwords of GRr and clear low half

REGISTER BYTE OPERATIONS

CRBL	r	Clear bits 1 through 8 of GR <u>r</u> to zero
CRBR	r	Clear bits 9 through 16 of GRr to zero
ICBL	r	Interchange bits 1 through 8 and 9 through 16 of GRr;
		clear bits 1 through 8 to zero
ICBR	r	Interchange bits 1 through 8 and 9 through 16 of GRr;
		clear bits 9 through 16 to zero
IRB	r	Interchange bits 1 through 8 and 9 through 16 of GR <u>r</u>

REGISTER COMPLEMENT OPERATIONS

CMH	r	One's-complement	high	half	of	GR <u>r</u>
CMR	r	One's-complement	GRr			
TC	r	Two's-complement	GRr			
TCH	r	Two's-complement	high	half	of	GRr

ACCUMULATOR SIGN OPERATIONS

CHS	r	Change sign (complement bit 1) of GR <u>r</u>
CSR	r	Copy sign (bit 1) of GRr to C bit of Keys register;
		clear bit 1 of GRr to zero
SSM	r	Set sign (bit 1) of GR <u>r</u> to 1
SSP	r	Set sign (bit 1) of GRr to 0

OPERATIONS WITH KEYS REGISTER

ADLR r	Add L bit of Keys register to bit 32 of GRr
RCB	Reset C bit of Keys register to 0
SCB	Set C bit of Keys register to 1
INK r	Transfer Keys register to high half ofGR <u>r</u>
OTK r	Transfer high half of GR <u>r</u> to Keys register

LOGIC OPERATIONS

\mathbf{LF}	r	Set high half of GRr to false (bit 16 = 0)
\mathbf{LT}	r	Set high half of GRr to true (bit 16 = 1)

CONDITION CODE (CC) TEST AND SET REGISTER

LCEQ r	Set high half	of	GR <u>r</u>	to	1	if	СС	is	EQ;	else	set	high
	half of GR <u>r</u>	to	0									
LCGE r	Set high half	of	GR <u>r</u>	to	1	if	СС	is	GE;	else	set	high
	half of GR <u>r</u>	to	0									
LCGT r	Set high half	of	GRr	to	1	if	CC	is	GT;	else	set	high
	half of GR <u>r</u>	to	0									
LCLE r	Set high half	of	GR <u>r</u>	to	1	if	CC	is	LE;	else	set	high
	half of GR <u>r</u>	to	0									
LCLT r	Set high half	of	GRr	to	1	if	СС	is	LT;	else	set	high
	half of GR <u>r</u>	to	0									
LCNE r	Set high half	of	GR <u>r</u>	to	1	if	CC	is	NE;	else	set	high
	half of GR <u>r</u>	to	0									

REGISTER VALUE TEST AND SET

LEQ r LGE r	Set bit 16 of GRr to 1 if GRr = 0; else set to 0 Set bit 16 of GRr to 1 if GRr >= 0; else set to 0
LGT r	Set bit 16 of GR <u>r</u> to 1 if GR <u>r</u> > 0; else set to 0
LHEQ r	Set bit 16 of GRr to 1 if high half of GRr = 0; else set to 0
LHGE r	Set bit 16 of GR <u>r</u> to 1 if high half of GR <u>r</u> >= 0; else set to 0
LHGT r	Set bit 16 of GR <u>r</u> to 1 if high half of GR <u>r</u> > 0; else set to 0
LHLE r	<pre>Set bit 16 of GRr to 1 if high half of GRr <= 0; else set to 0</pre>
LHLT r	Set bit 16 of GR <u>r</u> to 1 if high half of GR <u>r</u> < 0; else set to 0
LHNE r	<pre>Set bit 16 of GRr to 1 if high half of GRr <> 0; else set to 0</pre>
LLE r	Set bit 16 of GRr to 1 if GRr <= 0; else set to 0
LLT r	Set bit 16 of GRr to 1 if GRr < 0; else set to 0
LNE r	Set bit 16 of GRr to 1 if GRr <> 0; else set to 0

FLOATING ACCUMULATOR VALUE TEST AND SET

LFEQ f,r Set bit 16 of GRr to 1 if FACf = 0; else set to 0 LFGE f,r Set bit 16 of GRr to 1 if FACf >= 0; else set to 0 LFGT f,r Set bit 16 of GRr to 1 if FACf > 0; else set to 0 LFLE f,r Set bit 16 of GRr to 1 if FACf <= 0; else set to 0 LFLT f,r Set bit 16 of GRr to 1 if FACf <= 0; else set to 0 LFLT f,r Set bit 16 of GRr to 1 if FACf < 0; else set to 0 LFNE f,r Set bit 16 of GRr to 1 if FACf <> 0; else set to 0

<u>Shift Generic Instructions</u>: This subgroup contains instructions that shift the contents of a register a specified number of bits leftward or rightward. Either the high half of the register or the whole register can be shifted. There are three types of shifts: logical, rotate, and arithmetic.

Logical shifts move the register contents a specified number of bits in a specified direction, storing each bit shifted out in the C bit of the Keys register. Since only one bit is available for storage, only the last bit shifted is available for use in subsequent operations; all intervening bits are lost. Leftward shifts are zero-filled on the right; rightward shifts are zero-filled on the left.

Eight logical shift instructions contain in their operation codes directions for shifting a register or half register one or two bits leftward or rightward. A ninth instruction requires an operand to specify shifts of more than two bits. Refer to the description of the SHL instruction in the <u>Instruction Sets Guide</u> for the format of the operand.

<u>Rotate</u> shifts move the register contents a specified number of bits in a specified direction, storing each bit shifted out in the C bit of the

Second Edition

Keys register, and also copying the bit to the opposite end of the register. Thus, in a leftward shift, each bit shifted out is reproduced at the right end of the register; in a rightward shift, each bit shifted out is reproduced at the left end of the register. The last bit shifted is stored in the C bit of the Keys register.

There is only one rotate shift instruction. It requires an operand specifying the register size, shift direction, and number of bits to shift. Refer to the description of the ROT instruction in the <u>Instruction Sets Guide</u> for the format of the operand.

<u>Arithmetic</u> shifts move the register contents a specified number of bits in a specified direction.

For a leftward arithmetic shift, the C bit of the Keys register is initially set to zero. If a sign change occurs (bit 1 of the register changes from 0 to 1 or from 1 to 0) as a result of the shift, the C bit is set to 1. Bits shifted out are lost, and bits on the right end are zero-filled.

For a rightward arithmetic shift, each bit shifted out is stored in the C bit of the Keys register. The sign bit is propagated to the right. That is, if the original value of bit 1 is zero, the left-end bits are zero-filled; if the original value of bit 1 is one, the left-end bits are one-filled.

There is only one arithmetic shift instruction. It requires an operand specifying the register size, shift direction, and number of bits to shift. Refer to the description of the SHA instruction in the <u>Instruction Sets Guide</u> for the format of the operand.

The following groups summarize the shift generic instructions.

LOGICAL SHIFT OPERATIONS

SHL r,addr	Logical shift high half or all of GRr as specified by
	contents of <u>addr</u>
SHL1 r	Logical shift high half of GRr left 1 bit
SHL2 r	Logical shift high half of GR <u>r</u> left 2 bits
SHR1 r	Logical shift high half of GRr right 1 bit
SHR2 r	Logical shift high half of GRr right 2 bits
SL1 r	Logical shift GRr left 1 bit
SL2 r	Logical shift GRr left 2 bits
SR1 r	Logical shift GRr right 1 bit
SR2 r	Logical shift GR <u>r</u> right 2 bits

ROTATE SHIFT OPERATIONS

ROT r,addr Rotate shift high half or all of GRr as specified by contents of addr

ARITHMETIC SHIFT OPERATIONS

SHA r,addr Arithmetic shift high half or all of GRr as specified by contents of addr

Branch Instructions

Branch instructions alter the normal sequential flow of control in a program. Branch instructions can test the following conditions and transfer control to a specifed address if the tested condition is true:

- Contents of the high half or all of a register with respect to zero
- Contents of a floating accumulator (FAC0 or FAC1) with respect to zero
- State of the condition codes (CC) or register bits
- State of the C bit of the Keys register
- State of the L bit of the Keys register and condition codes (magnitude)

Branch instructions can accept only direct addresses. Therefore, they can transfer control only to locations within the same segment as themselves. Jump instructions, described later in this chapter, can transfer control to other segments through indexing or indirection (as well as to their own segments through direct addressing).

The following functional groups summarize the branch instructions. All are long form instructions.

BRANCH ON REGISTER WITH RESPECT TO ZERO

BHEQr,addrBranch toaddrif high half of GRr = 0BHGEr,addrBranch toaddrif high half of GRr >= 0BHGTr,addrBranch toaddrif high half of GRr >= 0BHLEr,addrBranch toaddrif high half of GRr <= 0BHLTr,addrBranch toaddrif high half of GRr <= 0BHNEr,addrBranch toaddrif high half of GRr <= 0BREQr,addrBranch toaddrif GRr = 0BRGEr,addrBranch toaddrif GRr >= 0BRGTr,addrBranch toaddrif GRr >= 0BRLEr,addrBranch toaddrif GRr <= 0BRLEr,addrBranch toaddrif GRr <= 0BRLTr,addrBranch toaddrif GRr <= 0BRNEr,addrBranch toaddrif GRr <= 0

BRANCH ON FLOATING ACCUMULATOR WITH RESPECT TO ZERO

BFEQ	f,addr	Branch	to	addr	if	FACf = 0
BFGE	f,addr	Branch	to	addr	if	FACf >= 0
BFGT	f,addr	Branch	to	addr	if	FACf > 0
BFLE	f,addr	Branch	to	<u>addr</u>	if	FACf <= 0
BFLT	f,addr	Branch	to	addr	if	FACf < 0
BFNE	f,addr	Branch	to	addr	if	FACf <> 0

BRANCH ON CONDITION CODE OR REGISTER BIT

BCEQ addr	Branch to <u>addr</u> if EQ bit = 1
BCGE addr	Branch to \underline{addr} if LT bit = 0 or EQ bit = 1
BCGT addr	Branch to $addr$ if LT bit = 0 and EQ bit = 0
BCLE addr	Branch to addr if LT bit = 1 or EQ bit = 1
BCLT addr	Branch to $addr$ if LT bit = 1 and EQ bit = 0
BCNE addr	Branch to $addr$ if EQ bit = 0
BRBR r,b,add	Branch to \overline{addr} if bit <u>b</u> of $GRr = 0$; <u>b</u> is a number
	from 1 through 32
BRBS r,b,add	Branch to addr if bit b of $GRr = 1$; b is a number
	from 1 through 32

BRANCH ON MAGNITUDE CONDITION

BMEQ	addr	Branch †	to	addr	if EQ bit = 1 (same as BCEQ)
BMGE	addr	Branch t	to	addr	if L bit = 1 (same as BLS)
BMGT	addr	Branch t	to	addr	if L bit = 1 and EQ bit = 0
BMLE	addr	Branch t	to	addr	if L bit = 0 and EQ bit = 1
BMLT	addr	Branch t	to	addr	if L bit = 0 (same as BLR)
BMNE	addr	Branch t	to	addr	if EQ bit = 0 (same as BCNE)

BCR	addr	Branch	to	addr	if	С	bit	=	0
BCS	addr	Branch	to	addr	if	С	bit	=	1
BLR	addr	Branch	to	addr	if	\mathbf{L}	bit	=	0
BLS	addr	Branch	to	addr	if	\mathbf{L}	bit	=	1

BRANCH ON REGISTER VALUE AFTER INCREMENT/DECREMENT

BHD1	r,addr	Decrement not zero	high half	of GR <u>r</u> by 1;	; branch	to	<u>addr</u>	if
BHD2	r,addr	Decrement not zero	high half	of GR <u>r</u> by 2;	; branch	to	addr	if
BHD4	r,addr	Decrement not zero	high half	of GR <u>r</u> by 4;	; branch	to	addr	if
BHI1	r,addr	Increment not zero	high half	of GR <u>r</u> by 1;	; branch	to	<u>addr</u>	if
BHI2	r,addr	Increment not zero	high half	of GR <u>r</u> by 2;	; branch	to	addr	if
BHI4	r,addr	Increment not zero	high half	of GR <u>r</u> by 4;	; branch	to	<u>addr</u>	if
BRD1	r,addr	Decrement	GRr by 1;	branch to a	addr if not	z zei	ro	
BRD2	r,addr	Decrement	GRr by 2;	branch to a	addr if not	z zei	co	
BRD4	r,addr	Decrement	GRr by 4;	branch to a	addr if not	zei	ro	
BRI1	r,addr	Increment	GRr by 1;	branch to a	addr if not	zei	co	
BRI2	r,addr	Increment	GRr by 2;	branch to a	addr if not	zei	0	
BRI4	r,addr	Increment	$GR\underline{r}$ by 4;	branch to a	<u>addr</u> if not	zei	0	

Computed Go To Instruction

The computed go to (CGT) instruction is a multi-directional form of branch instruction, capable of transferring control to any of several destination addresses in the same segment as the CGT instruction itself, depending on a preset value in a general register. It is functionally identical to a FORTRAN computed GO TO statement. A typical sequence is:

LH destination_number CGT r DATA number_of_destinations DAC destination_1 DAC destination_2 DAC destination_n instruction Let n be the number of addresses at which processing can continue. In this sequence, the LH instruction (or any other instruction or series of instructions that establish a value in the the high half of GRr) loads the register with a value of <u>destination_number</u> between 1 and n, inclusive, depending on which of the destinations control is to be transferred to. The DATA statement defines the number of valid destinations, plus 1 to account for an invalid register setting. Thus, if there are 4 valid addresses at which processing can continue, the value of the number_of_destinations operand is 5. If the value in GRr say, 2, then the CGT instruction transfers control to is, destination_2. An invalid value in GRr (a value less than 1 or greater than <u>number_of_destinations</u> - 1) transfers control to <u>instruction</u> to perform error processing.

The destination addresses must be in the local segment, and must be specified as <u>16-bit</u> addresses; hence the use of a DAC pseudo-operation. Refer to Chapter 5 for a description of the DAC pseudo-operation.

<u>Instruction</u> can be any statement that generates a machine instruction. For example, it could be a CALL statement to a subroutine that prints an error message and then exits the program.

Jump Instructions

I-mode programs can use any of three jump instructions to alter the normal sequence of control. They are all unconditional transfers; they are independent of any previous test conditions. Two of them are jump-and-store instructions, normally used to transfer control to subroutines from which control is expected to return to the code following the jump instruction. The remaining one is a one-way jump to code from which no return is expected.

<u>One-way Jump Instruction</u>: A one-way jump instruction is used whenever a control transfer without a subsequent return is required. One of its typical uses is to return from a subroutine to which control has been transferred by one of the two jump-and-store instructions. Any of the following operand forms is permissible:

JMP	addr	direct, to local segment only
JMP	addr,r	indexed by r, to local segment only
JMP	addr,*	indirect through IP, to any segment
JMP	addr,*r	indirect through IP post-indexed by r,
		to any segment
JMP	addr,r*	indirect through IP pre-indexed by r,
		to any segment
JMP	Rr%	through general register r, to any segment
JMP	XB%	through auxiliary base register,
		to any segment

Jump-and-Store Instructions: A jump-and-store instruction stores a return address in a specific place (see the descriptions below); the code to which control is transferred must therefore know which form of jump was used to transfer to it so that it can make the appropriate return.

The two jump-and-store instructions and their storage and return mechanisms are summarized below. (Further details are given in the Instruction Sets Guide.)

JSR r,addr Store the address following the JSR in the high half of GRr. Jump to <u>addr</u>. Return by JMP PB%,<u>r</u>

> JSR can jump only to a location in the local segment. Be careful that, in the code being jumped to, the register used to save the return address is not used for other purposes; do not, for example use GR3, GR5, or GR7 if the target code contains CALL statements that pass arguments.

JSXB addr Store the address following the JSXB in the auxiliary base (XB) register. Jump to <u>addr</u>. Return by JMP XB%.

JSXB can jump to nonlocal segments as well as to the local segment. The caution given above regarding register integrity applies also to the XB register when the target code contains CALL statements that pass arguments.

You can save the XB register into an unused general register at the beginning of the target routine if the target routine requires the XB register, and restore it just before the return. The following code will do this for you:

The XB register is register '17 in the user register set. Refer to the <u>System Architecture Reference</u> <u>Guide</u> for information on addressing registers.

Memory Reference Instructions

This section describes a group of instructions that can refer to or modify the contents of memory locations; that is, they can read from and write to memory.

Because the memory reference instruction group comprises a large number of instructions, their descriptions are divided into several subgroups:

- Memory/register transfer operations
- Memory/register logic operations
- Memory test
- Integer operations
- Decimal operations
- Floating point operations
- Character and field operations

As stated earlier in this chapter, many of the memory reference instructions can be generated in register and immediate formats, in addition to their memory reference format. The instructions for which one, two, or all three of these formats are valid are indicated in the summaries below by an \underline{R} for register to register format, a \underline{G} for general register relative format, or an I for immediate format.

<u>Memory/Register Transfer Operations</u>: The instructions in this group transfer the contents of a memory location to a register, or transfer the contents of a register to a memory location. Also included here are instructions that calculate an effective address and load it into a register.

MEMORY/REGISTER TRANSFER OPERATIONS

EALB	addr	G	Load effective address into link base register
EAR	r,addr	G	Load effective address into GR <u>r</u>
EAXB	addr	G	Load effective address into auxiliary base
			register
I	r,addr	RG	Interchange GR <u>r</u> and 32-bit memory
IH	r,addr	RG	Interchange high half of GR <u>r</u> and 16-bit memory
L	r,addr	RGI	Load GR <u>r</u> from 32-bit memory
LDAR	r,addr		Load from addressed register into GR <u>r</u> (see
			Instruction Sets Guide)
$\mathbf{L}\mathbf{H}$	r,addr	RGI	Load high half of GR <u>r</u> from 16-bit memory

MEMORY/REGISTER TRANSFER OPERATIONS (continued)

LHL1	r,addr	RG	Shift contents of <u>addr</u> left 1 bit; then load into high half of GRr
LHL2	r,addr	RG	Shift contents of <u>addr</u> left 2 bits; then load into high half of GRr
LHL3	r,addr	RG	Shift contents of <u>addr</u> left 3 bits; then load into high half of GRr
RRST	addr		Restore user registers (see <u>Instruction Sets</u> Guide)
RSAV	addr		Save user registers (see Instruction Sets Guide)
ST	r,addr	G	Store GRr into 32-bit memory at addr
STAR	r,addr		Store GRr into addressed register (see Instruction Sets Guide)
STCD	r,addr		If contents of GRr+1 equals 32-bit contents of <u>addr</u> , store GRr into <u>addr</u> ; (<u>addr</u> is generated as a 32-bit address pointer)
STCH	r,addr		If contents of low half of GRr equals 16-bit contents of addr, store high half of GRr into addr; (addr is generated as a 32-bit address pointer)
STH	r,addr	G	Store high half of GR <u>r</u> into 16-bit memory at <u>addr</u>

<u>Memory/Register Logic Operations</u>: The instructions in this group perform logic operations on a register based on the contents of a memory address.

MEMORY/REGISTER LOGIC OPERATIONS

N r,addr	RGI	Logical AND 32-bit memory at addr to GRr
NH r,addr	RGI	Logical AND 16-bit memory at addr to high half
		of GR <u>r</u>
0 r,addr	RGI	Inclusive OR 32-bit memory at <u>addr</u> to GR <u>r</u>
OH r,addr	RGI	Inclusive OR 16-bit memory at addr to high half
		of GR <u>r</u>
X r,addr	RGI	Exclusive OR 32-bit memory at <u>addr</u> to GRr
XH r,addr	RGI	Exclusive OR 16-bit memory at addr to high half
		of GR <u>r</u>

9-22

<u>Memory Test Operations</u>: The instructions in the following group test a memory location in various ways and set the condition codes in the keys register based on the result.

MEMORY TEST OPERATIONS

С	r,addr	RGI	Compare GR <u>r</u> to 32-bit memory at <u>addr</u> ; if: GR <u>r</u> > memory, set CC to GT, LINK bit to 1 GR <u>r</u> = memory, set CC to EQ, LINK bit to 1 GRr < memory, set CC to LT, LINK bit to 0
СН	r,addr	RGI	
ТМ	addr	G	<pre>Test 32-bit memory at addr; if: memory > 0, set CC to GT memory = 0, set CC to EQ memory < 0, set CC to LT</pre>
ТМН	addr	G	Test 16-bit memory at <u>addr</u> ; if: memory > 0, set CC to GT memory = 0, set CC to EQ memory < 0, set CC to LT

<u>Integer Operations</u>: The instructions in this group perform binary integer arithmetic operations involving a register and a memory location. Several instructions that increment or decrement memory without involving a register are also included. (Decimal and floating point arithmetic operations are described later in this chapter.)

In all cases in which a register is involved, one of the operands of the integer operation must have been stored in the appropriate register before the operation is performed. Use the positioning instructions listed below to properly position operands in the registers before D and DH operations, and after M and MH operations. See the <u>Instruction</u> <u>Sets Guide</u> for details on how positioning is done.

Except for the memory increment and decrement instructions, the result of the operation is stored in the register, not in the memory location. A store instruction must follow the operation if the result is to be used later and if the same register (or part of it) is used in intervening operations. For example, an integer operation leaving its result in the high half of a general register, followed by one leaving its result in the (entire) same register, destroys the result in the high half of the register. An STH instruction should appear between the two integer operations. In some cases, consecutive, or chained, integer operations involving the same register or parts of a register are valid, provided the the memory operands are of the correct length. For example, an algebraic expression such as

 $Y = M \star X + B$

can be coded as the following instruction sequence:

LDH1,M MH 1,X Α 1,B PIMH 1 STH 1,Y • . DATA 3 М Х DATA 2 DATA 5L в Y BSS 1

The DATA statements declare \underline{M} and \underline{X} as 16-bit quantities for the MH operation, and \underline{B} as a 32-bit quantity for the A operation. The result of the sequence (\underline{Y}) after the A operation occupies all of GR1. The PIMH instruction positions the result in the high half of GR1 for further operations involving 16-bit integers. If subsequent operations involve 32-bit integers the PIMH is omitted.

Exception conditions can occur for some integer operations if the results are outside the range of the result location. In an operation such as the example above, if the result in GR1 is greater than +32767 or less than -32768, the PIMH instruction causes an overflow condition to be set. The <u>Instruction Sets Guide</u> describes, for each instruction, the result limits and the disposition of exception conditions for that instruction.

POSITIONING OPERATIONS

- PID r Position dividend in GR<u>r</u> and GR<u>r</u>+1 before 32-bit integer divide; <u>r</u> must be an even number
- PIDH r Position dividend in GRr before 16-bit integer divide
- PIM r Position product in GR<u>r</u>+1 into GR<u>r</u> after 32-bit integer multiply; r must be an even number
- PIMH r Position product in GRr into high half of GRr after 16-bit integer multiply

INTEGER ARITHMETIC OPERATIONS

А	r,addr	RGI	Add 32-bit memory at <u>addr</u> to GR <u>r</u>
AH	r,addr	RGI	Add 16-bit memory at addr to high half of GRr
D	r,addr	RGI	Divide 64-bit GRr GRr+1 by 32-bit memory at
			addr; 32-bit quotient in GRr, 32-bit
			remainder in GR <u>r</u> +1; <u>r</u> must be an even number
DH	r,addr	RGI	
			16-bit quotient in high half of GR <u>r</u> , 16-bit
			remainder in low half of GR <u>r</u>
DM	addr	G	Subtract 1 from 32-bit memory at <u>addr</u>
DMH	addr	G	Subtract 1 from 16-bit memory at <u>addr</u>
IM	addr	G	Add 1 to 32-bit memory at <u>addr</u>
IMH	addr	G	Add 1 to 16-bit memory at <u>addr</u>
М	r,addr	RGI	Multiply 32-bit GRr by 32-bit memory at addr;
			high half of result in GR <u>r</u> , low half of result
			in GR <u>r</u> +1; <u>r</u> must be an even number
MH	r,addr	RGI	Multiply high half of GR <u>r</u> by 16-bit memory at
			<u>addr</u> ; high half of result in high half of
			GR <u>r</u> , low half of result in low half of GR <u>r</u>
S	r,addr	RGI	Subtract 32-bit memory at <u>addr</u> from GR <u>r</u>
SH	r,addr	RGI	Subtract 16-bit memory at <u>addr</u> from high half of
			GRr
ZM	addr	G	Clear 32-bit memory at <u>addr</u> to zero
ZMH	addr	G	Clear 16-bit memory at <u>addr</u> to zero

<u>Decimal Operations</u>: The instructions in this group perform decimal arithmetic operations involving two memory locations. Since the amount of information required to perform a decimal operation cannot be contained in a single instruction such as XAD (decimal add), information about the operands' addresses and characteristics (length, data type, scale differential, and the like) must be stored elsewhere. The setup operations are described below.

Before performing any decimal operation, your program must store the following information in the indicated registers:

Operand address 1 Field address register 0 (FAR0) Operand address 2 Field address register 1 (FAR1) Control word General register 2 (GR2)

For the decimal edit (XED) instruction only, a fourth setup operation is necessary: the address of the beginning of the edit control subprogram must be loaded into the auxiliary base (XB) register. The EAXB instruction is used for this purpose (see <u>Memory/Register Transfer</u> <u>Operations</u>, earlier in this chapter). The field address registers are loaded by using EAFA instructions (see <u>Character and Field Operations</u>, later in this chapter, and the EAFA instruction description in the <u>Instruction Sets Guide</u>).

The control word and the operand addresses can be defined and loaded as shown below for a decimal add:

EAFA 0,DATA_0 EAFA 1,DATA_1 L 2,CTL_WD (or L 2,='02004212001L) XAD . . . CTL_WD DATA '02004212001L DATA_0 DATA 2030 DATA_1 DATA 59846

Each decimal instruction description given in the <u>Instruction Sets</u> <u>Guide</u> defines the control word fields required by that instruction. You must determine the corresponding bit patterns in each case and transform the required bits into their octal equivalent (you may also use a decimal or hexadecimal equivalent, or the bit string itself). Chapter 6 of the <u>System Architecture Reference Guide</u> describes the control word and its fields in detail.

Whether you declare the control word as a separate data item or as literal, be sure that you define it as a long (32-bit) quantity by appending \underline{L} to either declaration. Otherwise only (the low-order) 16 bits will be allocated; the L instruction will nonetheless load 32 bits, giving unpredictable results for the decimal operation.

The example above uses simple unsigned decimal declarations as operands. The control word can specify other declarations, depending on whether your program uses packed decimal, leading or trailing sign, or separate or embedded sign representations of its data. These representations are described in detail under <u>DECIMAL DATA</u> in Chapter 6 of the <u>System Architecture Reference Guide</u>.

Unless otherwise noted, the result of a decimal operation is stored in the field represented by the address in FAR1 (field 2).

Arithmetic exception conditions can occur for decimal operations if the results are outside the range of the result location. The <u>Instruction</u> <u>Sets</u> <u>Guide</u> describes, for each instruction, the disposition of exception conditions for that instruction.

Some decimal operations use several of the general registers during their execution. It is the program's responsibility to save and restore these registers when necessary.

The decimal operations are summarized below. All are short (16-bit) instructions.

Second Edition

DECIMAL ARITHMETIC OPERATIONS

XAD	Decimal add or subtract, depending on control word
XCM	Decimal compare
XDV	Decimal divide field 2 by field 1; quotient and
	remainder in field 2 (see <u>Instruction Sets Guide</u>)
XMP	Decimal multiply (see Instruction Sets Guide for setup
	and result placement in field 2)
XMV	Decimal move

DECIMAL CONVERSION AND EDITING OPERATIONS

- XBTD Convert binary to decimal (see <u>Instruction Sets Guide</u> for location of binary number); result in field 1, does not alter field 2 or FAR1
- XEDEdit under control of a subprogram (see Instruction
Sets Guide for setup and control program information)

Floating Point Operations: The instructions in this group perform operations on single-precision, double-precision, or quad-precision floating point numbers. The four arithmetic operations can be performed, as can a variety of load, store, test, and other such operations. Instructions that branch as a result of tests on the floating accumulator are summarized under <u>Branch Instructions</u>, earlier in this chapter.

Most operations involve the use of a group of user registers known collectively as floating accumulators (FACs). The accumulators occupy the same physical locations as the field address and field length registers FARO, FLRO, FAR1, and FLR1. The <u>System Architecture</u> <u>Reference Guide</u> gives details on the structure of the accumulators; accumulator and memory storage capacities for floating point numbers; and normalization, rounding, and overflow conditions. The same volume lists some cautions on floating point and field register overlap.

The subgroups in this section summarize the floating point operations. Unless otherwise stated, instruction mnemonics that begin with \underline{F} operate on single-precision numbers; those beginning with \underline{D} operate on double-precision numbers; those beginning with \underline{Q} operate on quad-precision numbers. FAC, DAC, and QAC, refer to the floating accumulators for single, double, and quad precision, respectively.

For those instructions that allow the register-to-register (<u>R</u>) format, addr can be a floating accumulator number, either 0 or 1, whichever is <u>not</u> designated by <u>f</u>. Using a register number in place of a memory address indicates that the operation is performed between the two single or double floating point accumulators. This technique is not applicable to quad precision operations, since there is only one quad floating accumulator.

FLOATING ACCUMULATOR OPERATIONS

DFC f,addr	RGI	Compare DAC <u>f</u> with 64-bit memory at <u>addr</u> ; if: DAC <u>f</u> > memory, set CC to GT DAC <u>f</u> = memory, set CC to EQ
		DACF < memory, set CC to LT
DFCM f		Two's-complement mantissa of DACf
DFL f,addr	RGI	Load DAC <u>f</u> from 64-bit memory at <u>addr</u> (does not normalize before loading)
DFST f,addr	G	Store DACf into 64-bit memory at <u>addr</u> (does not normalize before storing)
FC f,addr	RGI	<pre>Compare FACf with 32-bit memory at addr; if: FACf > memory, set CC to GT FACf = memory, set CC to EQ FACf < memory, set CC to LT</pre>
FCM f		Two's-complement mantissa of FACf
FL f,addr	RGI	Load FACf from 32-bit memory at addr (does not normalize before loading)
FST f,addr	G	Store FAC into memory (does not normalize before storing)
QFC addr	GI	Compare QAC with 128-bit memory at <u>addr</u> ; if: QAC > memory, set CC to GT QAC = memory, set CC to EQ QAC < memory, set CC to LT
QFCM		Two's-complement mantissa of QAC
	GI	Load QAC from 128-bit memory at <u>addr</u> (does not normalize before loading)
QFST addr	G	Store QAC into 128-bit memory at <u>addr</u> (does not normalize before storing)

FLOATING POINT CONVERSION OPERATIONS

DBLE	f	Convert single precision FAC <u>f</u> to double precision; store in DACf
FCDQ		Convert double to quad precision by clearing FACO to zero
FLT	f,r	Convert 32-bit integer in GRr to floating point; store in DACf
FLTH	f,r	Convert 16-bit integer in high half of GRr to floating point; store in FACf
INT	f,r	Convert double-precision DACf to 32-bit integer; store in GRr
INTH	f,r	Convert double-precision DACf to 16-bit integer; store in high half of GRr
QINQ		Convert QAC to integer and store in QAC (see Instruction Sets Guide)
QIQR		Convert and round QAC to integer and store in QAC (see Instruction Sets Guide)

FLOATING POINT ARITHMETIC OPERATIONS

DFA	f,addr	RGI	Add 64-bit memory at <u>addr</u> to DAC <u>f</u>
DFD	f,addr	RGI	Divide DAC <u>f</u> by 64-bit memory at <u>addr</u>
DFM	f,addr	RGI	Multiply DAC <u>f</u> by 64-bit memory at <u>addr</u>
DFS	f,addr	RGI	Subtract 64-bit memory at <u>addr</u> from DAC <u>f</u>
FA	f,addr	RGI	Add 32-bit memory at <u>addr</u> to FAC <u>f</u>
FD	f,addr	RGI	Divide FAC <u>f</u> by 32-bit memory at <u>addr</u>
FM	f,addr	RGI	Multiply FAC <u>f</u> by 32-bit memory at <u>addr</u>
FS	f,addr	RGI	Subtract 32-bit memory at <u>addr</u> from FAC <u>f</u>
QFAD	addr	GI	Add 128-bit memory at <u>addr</u> to QAC
QFDV	addr	GI	Divide QAC by 128-bit memory at <u>addr</u>
QFMP	addr	GI	Multiply QAC by 128-bit memory at <u>addr</u>
QFSB	addr	GI	Subtract 128-bit memory at <u>addr</u> from QAC

FLOATING POINT ROUNDING OPERATIONS

DRN	Round quad to double; store in bits 1 through 64 of QAC (see Instruction Sets Guide for rounding rules)
DRNM	Round quad to double towards minus infinity; store in bits 1 through 64 of QAC (see <u>Instruction Sets Guide</u> for rounding rules)
DRNP	Round quad to double towards plus infinity; store in bits 1 through 64 of QAC (see <u>Instruction Sets Guide</u> for rounding rules)
DRNZ	Round quad to double towards zero; store in bits 1 through 64 of QAC (see <u>Instruction Sets Guide</u> for rounding rules)
FRN f	Round double to single; store in bits 1 through 48 of DACf (see Instruction Sets Guide for rounding rules)
FRNM f	Round double to single towards minus infinity; store in bits 1 through 48 of DAC <u>f</u> (see <u>Instruction Sets</u> Guide for rounding rules)
FRNP f	Round double to single towards plus infinity; store in bits 1 through 48 of DAC <u>f</u> (see <u>Instruction Sets Guide</u> for rounding rules)
FRNZ f	Round double to single towards zero; store in bits 1 through 48 of DAC <u>f</u> (see <u>Instruction Sets Guide</u> for rounding rules)

<u>Character and Field Operations</u>: I-mode programs can operate on characters and character strings (fields) with the aid of the field address registers FARO and FAR1 and the field length registers FLRO and FLR1. These are the same registers used in the decimal operations described earlier in this chapter. Field registers operate in pairs, FARO/FLRO and FAR1/FLR1.

The discussion below summarizes the character and field operations; detailed information can be found in the <u>System Architecture Reference</u> <u>Guide</u> and in the <u>Instruction Sets Guide</u>. In this description, the terms <u>character</u> and <u>byte</u> are equivalent, and represent either the high-order or low-order eight bits of a halfword. In operations in which only one pair of FAR/FLR registers is involved (such as LDC and STC), either pair (0 or 1) can be specified. For operations involving both pairs (such as ZED or ZMV) FAR0/FLR0 always represents the source string and FAR1/FLR1 always represents the destination string.

Before and during a character or field operation the FAR contains the address of the next character to be operated on, while the FLR contains the number of characters yet to be processed. Both registers must be preloaded with the appropriate address and length information before the operation can begin. Use the EAFA instruction to load the beginning address of the field into FAR, and the LFLI instruction to load the field length (in bytes) into FLR. (See the instruction summaries below, and the detailed descriptions in the <u>Instruction Sets</u> <u>Guide</u>.)

After execution of the EAFA instruction, the FAR contains a segment/offset address and the FLR contains the character offset (see the next paragraph) within the halfword at the segment/offset location.

After execution of the LFLI instruction, bits 44 through 64 of the FLR contain the length of the field (the number of characters) to be operated on. In addition to the field length information, the FLR contains a bit field (in bits 1 through 4) which, during the character or field operation, is updated to point to the next character to be processed. The bit field can thus be considered a four-bit extension of the segment/offset address in FAR. The value in the bit field at any given time is either '0000'b or '1000'b (0 or 8 decimal), representing the left or right byte, respectively, at the segment/offset location. Each time the bit field is updated to 0, the offset part of the address is incremented by 1.

The initializing instructions are coded as shown below. far or flr represents the field register pair number (0 or 1).

EAFA	far,addr	initialize for left byte at <u>addr</u>	OR
EAFA	far,addr+8B	initialize for right byte at addr	
LFLI	flr,number	initialize field length in bytes	

For the edit and translate (ZED and ZTRN) instructions, an additional setup operation is necessary: the address of the beginning of the edit control subprogram (for ZED) or the beginning of the translation table (for ZTRN) must be loaded into the auxiliary base (XB) register. The EAXB instruction is used for this purpose (see <u>Memory/Register Transfer</u> Operations, earlier in this chapter).

Character and field operations are of two types; those that process one character per invocation of an instruction (LDC and STC), and those that operate on an entire field with one invocation of an instruction (such as ZED, ZFIL, ZMV). LDC and STC can be coded in a loop to process consecutive characters one at a time. The loop is typically

Second Edition

repeated by a branch on condition code not equal (BCNE); this is possible because the LDC or STC instruction decrements the length field in FLR for each character processed, and sets the condition codes to equal when the count reaches zero.

The following example illustrates a possible method of transferring an eight-character string, one character at a time, from one memory field to another, using both sets of field registers and general register 3.

	EAFA	0,FROM
	LFLI	0,8
	EAFA	1,TO
	LFLI	1,8
LOOP	LDC	0,3
	STC	1,3
	BCNE	LOOP
	•	•
	•	•
	LINK	
FROM	DATA	'ABCDEFGH'
то	BSS	4

The BCNE instruction tests only the most recent setting of the condition codes. In the example above, this is the condition set by the STC instruction; the conditions set by the LDC instruction are lost.

The field operations other than LDC and STC do not need programmed loops to operate on fields; their looping is internal to the instruction, and the condition codes at their termination are usually indeterminate.

Character and field operations use several of the general registers during their execution. It is the program's responsibility to save and restore these registers when necessary.

The following groups summarize the instructions used in character and field operations. The designations \underline{far} and \underline{flr} represent the number (0 or 1) of the field register pair.

FIELD REGISTER OPERATIONS

ARFA	far,r	Add contents of GRr to FARfar
EAFA	far,addr	Load memory address into FARfar
LFLI	flr,n	Load <u>n</u> into FLRflr
STFA	far,addr	Store contents of FARfar into memory (stores 32 or
		48 bits see Instruction Sets Guide)
TFLR	flr,r	Transfer contents of FLRflr to GRr
TRFL	flr,r	Transfer contents of GRr to FLRflr; maximum
		allowable number is 2**20 (the number of bits in a
		64K segment)

CHARACTER AND FIELD OPERATIONS

LDC flr,r	If FLR <u>flr</u> is non-zero, load character pointed to by
	FAR <u>flr</u> into bits 9 through 16 of the high half of
	GR <u>r</u> ; else set condition codes equal
STC flr,r	If FLR <u>flr</u> is non-zero, store bits 9 through 16 of
	the high half of GRr in location pointed to by
	FARflr; else set condition codes equal
ZCM	Compare fields at FAR0 (F1) and FAR1 (F2)
	if F1 > F2, set condition codes GT
	if F1 = F2, set condition codes EQ
	if F1 < F2, set condition codes LT
ZED	Edit character field (see Instruction Sets Guide for
	edit control information)
ZFIL	Fill field starting at FAR1 with the character in
	bits 9 through 16 of GR2; FLR1 specifies length
	of string to fill
ZMV	Move field starting at FAR0 to field starting at
	FAR1; FLRs define lengths of fields (see
	Instruction Sets Guide for treatment of unequal
	length fields)
ZMVD	Move field starting at FAR0 to equal length field
	starting at FAR1; FLR1 defines length of fields
ZTRN	Translate field starting at FAR0 and store in field
	starting at FAR1; FLR1 defines length of fields,
	XB contains beginning address of translation table
	(see <u>Instruction Sets Guide</u> for the translation
	algorithm)

Process-Related Operations

The instructions in this group are concerned with various aspects of the control of a process and its related procedures. Chapters 8, 9, and 10 of the <u>System Architecture Reference Guide</u> discussion processes and procedures in detail.

Only summary lists of these instructions are presented in this chapter; the <u>Instruction Sets Guide</u> goes into further detail on each one.

ADDRESS MODE CHANGE OPERATIONS

E16S	Enter	16S	address	mode
E32I	Enter	321	address	mode
E32R	Enter	32R	address	mode
E32S	Enter	32S	address	mode
E64R	Enter	64R	address	mode
E64V	Enter	64V	address	mode

1

INTER-PROCECURE TRANSFER OPERATIONS

ARGT	Argument transfer
CALF addr	Call fault handler whose ECB is at addr
PCL addr	Call procedure whose ECB is at addr
PRTN	Procedure return
STEX	Stack extend

QUEUE MANAGEMENT OPERATIONS

ABQ r,addr	Add entry in high half of $GRr_{\underline{r}}$ to bottom of queue
	pointed to by <u>addr</u>
ATQ r,addr	Add entry in high half of GRr to top of queue pointed
	to by <u>addr</u>
RBQ r,addr	Remove from bottom of queue pointed to by addr and
	store in high half of GR <u>r</u>
RTQ r,addr	Remove from top of queue pointed to by addr and store
	in high half of GRr
TSTQ r,addr	Set high half of GRr to number of items in queue
	pointed to by <u>addr</u>

MISCELLANEOUS OPERATIONS

HLT	If not in ring 0, simulate a processor halt and display
	a message
NOP	No operation; proceed to next instruction
SSSN	Store system serial number in memory block specified by
	XB register
STTM	Store process timer in memory specified by XB register
SVC	Supervisor call

Restricted Instructions

The instructions in this group deal mainly with the manipulation of system data structures that are essential to PRIMOS operation, and are therefore protected against access by the casual user. They can be executed by users who have access to ring 0. Refer to Chapter 5 of the System Architecture Reference Guide for further information on these instructions.

Only summary lists of these instructions are presented in this chapter; the <u>Instruction Sets Guide</u> goes into further detail on each one.

INTERRUPT HANDLING OPERATIONS

ENB	Enable interrupts
ENBL	Enable interrupts (local)
ENBM	Enable interrupts (mutual)
ENBP	Enable interrupts (process)
INBC addr	Interrupt notify beginning; clear active interrupt
INBN addr	Interrupt notify beginning
INEC addr	Interrupt notify end; clear active interrupt
INEN addr	Interrupt notify end
INH	Inhibit interrupts
INHL	Inhibit interrupts (local)
INHM	Inhibit interrupts (mutual)
INHP	Inhibit interrupts (process)
IRTC	Interrupt return; clear active interrupt
IRTN	Interrupt return

INPUT/OUTPUT OPERATION

```
EIO addr Execute I/O
```

ADDRESS TRANSLATION OPERATIONS

ITLB	Invalidate	STLB entry
LIOT addı	r Load IOTLB	
PTLB	Purge TLB	

PROCESS EXCHANGE OPERATIONS

LPID Load Process ID register from bits 1 through 10 of GR2 LPSW addr Load program status word from memory

SEMAPHORE OPERATIONS

NFYB a	ddr	Notify	semaphore	at	<u>addr;</u>	use	LIFO	queuing
NFYE a	ddr	Notify	semaphore	at	addr;	use	FIFO	queing
WAIT a	ddr	Wait on	semaphore	e at	addr			

MISCELLANEOUS OPERATIONS

RMC	Reset machine check flag to 0
RTS	Reset time slice
STPM	Store processor model number and microcode revision
	number in memory block specified by XB register

10 Machine Instructions -- IX Mode

32 IX mode (commonly referred to simply as IX mode) comprises a small set of instructions, in addition to those described for I mode in Chapter 9, that are executable on the 2550, 9650, 9750, 9950, 9955, and 9955II processors. These instructions permit the initialization and modification of indirect pointers and provide an interface between C language programs and assembly language routines that have to manipulate C language pointers.

INDIRECT POINTER-RELATED INSTRUCTIONS

Two IX-mode instructions, LIP (Load Indirect Pointer) and AIP (Add Indirect Pointer), enable a program to load the contents of an indirect pointer into a general register and to add to or subtract from the value of the pointer stored in the register. Memory locations relative to the indirect pointer can then be addressed by instructions that allow the general register relative format, described in Chapter 9.

For example, assume that a series of identically-structured data areas are to be processed. Each structure contains 40 16-bit halfwords, and in each structure, the contents of the fourth and tenth halfwords are to be added together and stored in the 28th halfword. This sequence could be coded as follows:

	LIP	1,STRUC_AD	load GR1	for 1st s	structure
LOOP	LH	2,R1%+3	load 4th	halfword	into GR2
	AH	2,R1%+9	add 10th	halfword	to GR2

Second Edition

	STH AIP C BCNE	2,R1%+27 1,FORTY 1,STRC_END LOOP	store sum into 28th halfword increment for next structure test for loop end repeat loop
	•	•	
	•	•	
	LINK		
STRUC_AD	IP	STRUC_1	address of 1st structure
FORTY	DATA	40L	size of each structure
STRUC_1	BSZ	400	ten 40-character structures
STRC_END	IP	*	address of end of structure
	•	•	
	•	•	

The data area STRUC_1 is assumed to have been previously loaded with data from some source such as an external file containing the 40-character structures. The test for the end of the loop compares the current contents of GR1 with the contents of the IP following the structure (STRC_END).

The LIP instruction loads the 32-bit contents of the indirect pointer STRUC_AD in general register 1. The pointer consists of both a segment number and an offset. All processing within the structure is done through GR1 by instructions in the general register relative format. The number by which the register is incremented by the AIP instruction must be a long (32-bit) integer; the increment is applied to the offset portion of the address in the register. The indirect pointer itself is not modified.

The formats of the two indirect pointer-related instructions are shown below. The <u>G</u> indicates that the general register relative form of the instruction is permitted. Refer to the <u>Instruction Sets Guide</u> for details of the operation of these instructions.

INDIRECT POINTER OPERATIONS

AIP	r,addr	G	Add 3	2-bit	<u>addr</u> to	contents	of	GRr		
\mathtt{LIP}	r,addr		Load	32-bit	indired	t pointer	: at	addr	into	GRr

C LANGUAGE-RELATED INSTRUCTIONS

Seven IX-mode instructions enable a program to load and store characters and manipulate pointers on behalf of a C language program.

A C language pointer differs from an ordinary indirect pointer in that it contains a bit that determines whether a character is being loaded from or stored into the left or right byte of a halfword. Refer to the discussion of the C language pointer in Chapter 3 of the <u>System</u> Architecture Reference Guide for more information on this pointer

Second Edition

format.

The general method for handling the C language pointer is to first load the pointer into a general register using the LIP instruction described in the previous section. (Do <u>not</u> use GR0 for this purpose; the assembler will display an error message.) Then use the LCC and SCC instructions to load and store characters, and the ICP and DCP instructions to increment and decrement from one character to the next. The sample program below uses these instructions to load <u>A</u> into GR4 and B into GR6.

	SEGR	
ST	NOP	
	LIP	7,CHAR_AD
	LCC	4,R7%
	ICP	7
	LCC	6,R7%
	PRTN	
	LINK	
CHAR_AD	IP	CHARS
CHARS	DATA	C'ABCD'
ECB\$	ECB	ST
	END	ECB\$

Additional instructions enable addition to or subtraction from the pointer (ACP), comparing the pointer value to some other value (CCP), and testing for a null pointer (TCNP). All of these instructions are described in detail in the <u>Instruction Sets Guide</u>. The instructions are summarized below. An <u>R</u> indicates that the instruction can be coded in register to register format; a <u>G</u> indicates general register relative format; an <u>I</u> indicates immediate format. All are described in Chapter 9.

C LANGUAGE-RELATED OPERATIONS

ACP d,s	RI	Add the two's-complement contents of GR <u>s</u> to the C pointer in GRd; result in GRd
CCP d,s	R	Compare the C pointer in GRs to the C pointer in GRd; if: GRd > GRs, set CC to GT
		GRd = GRs, set CC to EQ GRd < GRs, set CC to LT
DCP r		Decrement C pointer in GRr by one byte
ICP r		Increment C pointer in GRr by one byte
LCC r,addr	G	Load character at <u>addr</u> into bits 9 through 16 of GRr
SCC r,addr	G	Store character from bits 9 through 16 of GR <u>r</u> into addr
TCNP addr	R	Test C pointer at <u>addr</u> for null (bits 4 through 32 equal to zero); sets CC to EQ if null, else set CC to NE

11 Macro Facility

The macro facility enables you to define frequently used sequences of instructions, data, and pseudo-operations, and to invoke these sequences where required in an assembly language program. These sequences are known as <u>macros</u>; they are defined by <u>macro definitions</u>, and the statements used to invoke them are <u>macro calls</u>. Use of macros relieves the programmer from repetitious coding of the same instruction sequences.

For example, the macro call

TRANSFER DATA TO SAVE

can be made to generate the instruction sequence

LDA DATA STA SAVE

The name of the macro in this example is TRANSFER; a statement with a macro name in the operation field is a call to the macro having that name.

Once a macro function has been defined, you can call it any number of times within a program. You can supply <u>argument values</u>, such as DATA and SAVE in the above example, with each call. You can also add <u>dummy</u> words such as TO or FROM to increase readability. Dummy words are identified during macro definition and are not treated as arguments in a macro call.

The example below illustrates the TRANSFER macro definition, a call to it, and the code generated by the call. The discussion that follows the example describes each element.

	SEG		
TRANSFER	MAC	TO	Begin definition; TO is a dummy word
<0>	SET	*	Provide for label on generated code
	LDA	<1>	Instruction using first argument
	STA	<2>	Instruction using second argument
	ENDM		End definition
LABEL_1	TRANSE	PER ADD_1 TO	O ADD_2 Call to TRANSFER
	LDA	ADD_1	Generated statement w/ 1st argument
	STA	ADD_2	Generated statement w/ 2nd argument
	•	•	
	•	•	

MACRO DEFINITION

A macro must be defined before it is called. It is good practice to define all macros before any of the main body of the program is coded, although this is not a requirement of the assembler.

Each macro definition begins with a MAC pseudo-operation. The MAC statement must have a label (TRANSFER in the example). This label is the macro name by which it is called. It can also have optional dummy words (TO) and argument identifiers in the operand field. (Dummy words and argument identifiers are described later in this chapter.) Statements that make up the macro definition follow, terminated by an ENDM pseudo-operation.

Argument References

Argument references are expressions enclosed within angle brackets (< >). Any part of a statement within a macro definition may contain an argument reference. The expression may contain symbols, integers, or both, provided any symbols can be evaluated as single-precision (16-bit) integers, and that the entire expression is reducible to a single-precision integer value. The example on the next page shows the use of symbols and constants in argument references.

	SEG	
TRANSNO	MAC	
	LDA	<j></j>
	STA	<k+2-j-1></k+2-j-1>
	LDX	<0>
<0>	SET	*
	DATA	C' XX'
	ENDM	
J	EQU	1
К	EQU	2
MACNO	TRANSN	NO AA BB
	LDA	AA
	STA	BB
	LDX	MACNO
	PRTN	
	LINK	
AA	BSS	1
BB	BSS	2
	END	

The expressions in the angle brackets are reducible to integer values because the symbols J and K are equated to integer values by the EQU statements.

A zero within angle brackets (or an expression that reduces to a value of zero) is replaced by whatever, if anything, is in the label field of the macro call statement. In the example above, the label field of the call to TRANSNO contains the label MACNO. This label replaces the <0> in the label field of the SET statement. (The SET statement does not appear in the generated code unless an LSTM pseudo-operation occurs somewhere before the call.) The MACNO label also replaces the <0> in the operand field in the LDX statement, and is resolved to its address value in the generated LDX instruction.

Use the <0> form of argument reference as a label field only in a SET or XSET statement. If it is used for an instruction or data element and the macro is called more than once, the assembler generates an error message (SYMBOL MULTIPLY DEFINED). The label that replaces the <0> in the SET or XSET statement is assigned the value and mode of the assembler's current location counter.

Assembler Attribute References

The assembler maintains a set of <u>attributes</u> that contain information vital to the progress of the assembly. Associated with each attribute is an attribute number and an attribute value. Most attributes are for the assembler's internal use, and hold such things as the current character pointer, statement line number, current program counter, and macro processing counters and flags. Attributes are referenced by an attribute number preceded by the number sign character (#). The attribute <u>number</u> can be a symbol or an expression within parentheses, as long as any symbols have been previously defined as 16-bit integers and the expression represents a value of 0, 1, or 100 through 128 (decimal). The attribute <u>value</u> can be any 16-bit quantity, and can represent either a character or a numeric element, depending on how the assembler uses it.

Attribute references can be used both in macro definitions and in macro calls. An example of the use of attributes is the operation of the IFx (structured IF) pseudo-operation, described in Chapter 4.

A list of the assembler attributes, their numbers, and their meanings is given at the end of this chapter.

Local Labels Within Macros

Local labels, which do not conflict with labels outside of the macro, can be assigned and referenced within a macro definition by prefixing the label with the ampersand character (&). When the macro is called, the ampersand is replaced by a four-digit macro call number, thereby assuring the label's uniqueness regardless of the number of times the same macro is called. Each macro call within an assembly increments the macro call number by 1; the current call number is stored in assembler attribute #001.

The numeric prefix does not appear in the listing, but the label may appear more than once, depending on the number of times the macro is called.

Examples:	Assigned		
	Local Label	Evaluated As	In Macro Call No.
	& ABC	0002ABC	0002
	&X3A	1739X3A	1739

MACRO CALLS

A macro call is a statement that uses as its operation code the name of a predefined macro:

```
[label] macro-name dummy-word, ...
argument-identifier, ...
```

For each macro call, the assembler generates the code contained in the macro definition, starting at the current location. This is known as

expanding the macro call. Argument references in the macro definition are replaced by argument values from the macro call's operand field.

Several calls to the same macro may not, for each call, generate the same code. The macro definition may contain blocks of code that are conditionally assembled (see the discussions of conditional assembly in Chapter 4 and the SCT and SCTL pseudo-operations in Chapter 7). Whether or not these blocks are generated can depend on, for example, the value of a call argument or the contents of an assembler attribute.

Argument Values

The operand field of a macro call usually contains one or more argument value expressions. An argument value expression begins with the first non-space character of the operand field and continues until either a terminating comma or space appears. The comma or space is not considered to be part of the argument expression.

<u>Argument Values in Parentheses:</u> Enclose argument value expressions in parentheses when commas, spaces, or string delimiters within a single argument are desired. The outside parentheses are not considered as part of the argument expression. Parentheses can be used in forming sublists of arguments for macro calls nested within another macro definition. See NESTING MACROS, later in this chapter.

Argument Substitution

During expansion of a macro call, the assembler substitutes the argument values in the macro call operand field for the argument references in the macro definition. Argument expressions are matched to argument references in numerical order from left to right. The first argument expression in the macro call replaces argument reference 1, the second, reference 2, and so on. Some examples are shown below.

Argument Field	Argument <1>	Argument <2>	Argument <3>	
А	Α	0	0	
A+3	A+3	0	0	
X,Y-1,Z*A-1	х	Y-1	Z*A-1	
X,B-C (Z3X2)	х	B-C	Z3X2	
(A, B-1), C	A, B-1	С	0	
(X, Y, (Z1+Z2),3)	X,Y,(Z1+Z2),3	0	0	

In a call to the TRANSFER macro such as

TRANSFER ARG1, ARG2+3

the variable ARG1 is argument 1 and the expression ARG2+3 is argument 2. Thus, the TRANSFER macro call shown would be assembled as:

LDA ARG1 STA ARG2+3

Argument references in a macro definition that do not have corresponding argument values in a macro call are set to zero by the assembler.

Using Macro Calls as Documentation

An ordinary macro call such as

TRANSFER ARG1, ARG2

although functionally complete, does not provide, from a documentary point of view, a complete description of its operation. It is not possible, by looking at the call, to tell in which direction the transfer occurs. By using additional words in the operand field of a macro call, the programmer can show more precisely the nature of the function. Macro calls can be made self-describing by a combination of meaningful argument symbols such as SOURCE, TARGET, and MESSAGE; dummy words such as TO and FROM; and argument identifiers. Dummy words are for descriptive purposes only and are ignored by the assembler, while argument identifiers serve to link arguments with argument references in some sequence other than the default positional order.

<u>Dummy Words</u>: Dummy words applicable to a given macro are defined in the operand field of the MAC statement that starts the macro definition. For example:

TRANSFER MAC FROM TO ENDM

11-6

In the above example, FROM and TO are dummy words. In any subsequent call to this macro, the assembler ignores the words FROM and TO; all other expressions in the operand field are interpreted as argument values, proceeding in numerical argument order from left to right. These values are substituted for the argument references in the macro definition statements. For example, when the TRANSFER macro is called by

TRANSFER FROM ALPHA TO BETA

the assembler ignores the FROM and TO, and assembles the macro as if the call statement were

TRANSFER ALPHA, BETA

A dummy word string can be any combination and number of letters, numerals, periods and \$ signs, terminated by a comma. Any number of dummy word strings can be used. If the first character of a dummy word string is a left parenthesis, all characters, including spaces and commas, up to the matching right parenthesis are considered part of the dummy word. The parentheses are not considered part of the string.

Argument Identifiers: While the self-describing effect of dummy words improves the description of a macro call, the programmer must still be careful to enter values for arguments in the proper order. Argument identifiers increase the format flexibility of macro calls by associating an argument number with a dummy word, regardless of the order in which arguments occur in the call. In the TRANSFER macro, for example, identifiers can be defined so that argument 2 follows the dummy word TO, and argument 1 follows FROM, regardless of the order in which TO and FROM appear in a macro call.

Argument identifiers, like dummy words, are assigned in the operand field of a MAC statement that starts a macro definition. To define an argument identifier, set a dummy word, in parentheses, equal to the desired argument number:

TRANSFER MAC (FROM)=1, (TO)=2 . . ENDM When a call to the macro uses an argument identifier in its operand field, the first nondummy expression immediately following the identifier is taken as the value of the argument:

TRANSFER FROM ALPHA TO BETA TRANSFER TO BETA FROM ALPHA

Both of these calls have the same effect. The expression following the dummy word FROM is taken as argument <1>, and the expression following TO is taken as argument <2>. Argument identifiers and dummy words can be intermixed in the same call. Ordinary dummy words are ignored, as described previously.

Arguments that are not associated with identifier words receive values in the usual positional order. For example, the macro defined by:

MASK MAC (BY)=2, (IN)=3, STORE, AND LDA <1> ANA ='<2> STA <3> ENDM

can be called by

MASK INPUT BY 17 AND STORE IN BUFF1.

Using the identifier words BY and IN, argument 2 is given a value 17 and argument 3 is given the value BUFF1. The only remaining element in the call is INPUT, so it is assigned to the first argument reference that is not associated with an identifier, which is argument reference <1>.

NESTING MACROS

Macro definitions may contain calls within them, as in the following example:

The WAIT1 macro, which calls another macro, TRANSFER, is defined by:

WAIT1 MAC LDX =<1> BDX *-1 TRANSFER <2> ENDM WAIT1 is called by

WAIT1 100, (ARG1, ARG2)

It is assembled as:

LDX	=100
BDX	*-1
LDA	ARG1
STA	ARG2

The WAIT1 macro interprets the list in parentheses as a single argument (argument 2). During the expansion of WAIT1, the two elements replace WAIT1's argument reference <2>, but without the parentheses, thus passing two arguments to the call to TRANSFER.

Macro definitions, while they can contain <u>calls</u> to other macros, cannot contain other macro <u>definitions</u>. Further, a called macro must be defined before the macro that calls it.

CONDITIONAL ASSEMBLY

There are a number of pseudo-operations which allow the programmer to conditionally include or omit parts of a macro during expansion. Conditional assembly pseudo-operations are discussed in Chapter 4. See also the discussion of the SCT and SCTL statements in Chapter 7.

MACRO LISTING

Three pseudo-operations provide different levels of listing detail for macro calls and the resulting generated statements.

- LSTM Lists macro statements and all lines generated by expansion of the macro: instructions, data, and macro related pseudo-operations.
- LSMD Lists macro call statements and lines that generate instructions, data, and non-macro pseudo-operations; this is the default.
- NLSM Lists only the macro call statement; no generated code or pseudo-operations are listed.

Each of these pseudo-operations remains in effect until a new macro listing control pseudo-operation is specified.

ASSEMBLER ATTRIBUTE LIST

The following assembler attributes are valid as of PRIMOS Revision 21.0:

LABEL	NUMBER	DESCRIPTION
	0	Number of arguments in current macro call
	1	Current macro call number
	100	A register
	101	B register
	102	X register
CC	103	Current character pointer
CCM	104	Character count max of source line
	105	Used by dynm (must precede CDYN)
CDYN	106	Current dynamic storage pointer
MDYN	107	Maximum dynamic stack space used
	108	(reserved)
MCLS	109	Macro list control
MCRC	110	Current extent of macro call number
	111	Last character string length parity
MCRN	112	Current macro nest number
MODE	113	Current mode of assembler
NCRD	114	Current record number (card number)
NERR	115	Number of lines in program with errors
NMFL	116	No-macro-search flag (0=search)
PASS	117	Pass 1=0, pass 2=1
RPL	118	Current program counter value
STAK	119	Current temporary store stack limit
TC	120	Last character fetched
TCHB	121	TC held back flag
TCNT	122	TC repeat count
IFLG	123	Indirect operator flag (0=indirect)
DFVL	124	Table search value
SEG	125	SEG mode flag $(0, 1, -1)$
ABM	126	Current abstract machine
		0=S,R and $1=V,I$
PMB	127	Procedure size max
LBM	128	Link size max

12 Using Subroutines

A subroutine is a block of executable code to which a program can transfer control to perform some function, and from which control is returned to the program when the function is completed. Transferring control to the subroutine is known as <u>calling</u> the subroutine, and when the subroutine completes its function, it <u>returns</u> to the program that called it, usually to the instruction following the call. The calling and called routines are often referred to as simply the <u>caller</u> and the callee.

Subroutines and subroutine calls can be implemented in several ways in assembly language programs. A subroutine can be <u>local</u> to the caller; that is, it is contained in the same assembly module as its caller. Local subroutine code resides between the same SEG or SEGR and END statements as the code that calls it, and is assembled each time the calling code is assembled. <u>Nonlocal</u>, or <u>external</u>, subroutines, on the other hand, reside in separately assembled modules and need not be assembled each time their callers are assembled.

LOCAL SUBROUTINES

There are several ways of calling and returning from a local subroutine. The principal difference in call and return methods lies in the location in which the return address is stored by the caller at the time of the call, and the way in which the callee uses that location at the time of the return.

Local Calls in V Mode

Calls to local subroutines in V Mode are made by one of the four jump instructions that, at the time of the jump, store the address of the instruction following the jump at some location known to the subroutine. These are the JST, JSX, JSY, and JSXB instructions (see Chapter 8). Each is illustrated in the following sections by examples that call a subroutine, SQUARE, that calculates the squares of two numbers and returns the results in the A register. The numbers to be squared are passed to the subroutine also in the A register.

<u>JST Call</u>: The JST (Jump and Store) instruction stores the address of the next instruction in a 16-bit halfword at the target address, and then transfers control to the location following that halfword.

	LDA	=25
	JST	SQUARE
	STA	X25
	LDA	=13
	JST	SQUARE
	STA	X13
SQUARE	DAC	<pre>** return address stored here</pre>
	STA	TEMP control transferred to here
	MPY	TEMP
	PIMA	
	JMP#	SQUARE,* return indirectly via address in SQUARE;
	LINK	
X25	BSS	1
X13	BSS	1
TEMP	BSS	1

The JST call is perhaps the most straightforward of all of the calling mechanisms, but it is unsuited for use in pure procedure segments, because it alters a location (the DAC at SQUARE) in the procedure segment. If this method is used, the procedure must be declared impure by using the IMPURE operand of the SEG pseudo-operation (see Chapter 4).

<u>JSX Call</u>: The JSX (Jump and Store in X Register) instruction stores the address of the instruction following the jump in the X register, and then transfers control to the target address.

LDA =25 JSX SQUARE STA X25 LDA =13 SQUARE JSX STA X13 SQUARE TEMP control transferred to here STA TEMP MPY PIMA JMP РВ%,Х return via PB register indexed by X LINK x25 BSS 1 X13 BSS 1 TEMP BSS 1

The JSX call can be used in pure procedure segments because the X register is independent of any segment; nothing in the procedure segment is modified by storing a return address in this register.

If the X register is used in a subroutine's processing, the subroutine should begin by saving the register contents with an STX instruction, and end by restoring it with an LDX instruction just before the return JMP. Alternatively, a JSY or JSXB call can be used, as described below.

JSY Call: The JSY (Jump and Store in Y Register) instruction stores the address of the instruction following the jump in the Y register, and then transfers control to the target address.

	LDA	=25	
	JSY	SQUARE	
	STA	X25	
	LDA	=13	
	JSY	SQUARE	
	STA	X13	
SQUARE	STA	TEMP	control transferred to here
	MPY	TEMP	
	PIMA		
	JMP	₽B% , Y	return via PB register indexed by Y
	LINK		
X25	BSS	1	
X13	BSS	1	
TEMP	BSS	1	

The JSY call can be used in pure procedure segments because the Y register is independent of any segment; nothing in the procedure segment is modified by storing a return address in this register.

If the Y register is used in a subroutine's processing, the subroutine should begin by saving the register contents with an STY instruction,

Second Edition

and end by restoring it with an LDY instruction just before the return JMP. Alternatively, a JSXB call can be used, as described below.

<u>JSXB Call</u>: The JSXB (Jump and Store in Auxiliary Base Register) instruction stores the address of the instruction following the jump in the XB register, and then transfers control to the target address.

	LDA	=25	
	JSXB	SQUARE	
	STA	X25	
	LDA	=13	
	JSXB	SQUARE	
	STA	X13	
SQUARE	STA	TEMP	control transferred to here
	MPY	TEMP	
	PIMA		
	JMP	XB%	return via XB register
	LINK		
X25	BSS	1	
X13	BSS	1	
TEMP	BSS	1	

The JSXB call can be used in pure procedure segments because the XB register is independent of any segment; nothing in the procedure segment is modified by storing a return address in this register.

If the XB register is used in a subroutine's processing (for example, by a ZED or ZTRN instruction, or a call to a nonlocal subroutine), the subroutine must save the XB register contents before using XB, and restore it before the return JMP. Saving the XB register, in turn, uses the L register, so arguments passed in the A, B, or L register must also be saved. A possible sequence for register preservation is:

	TEMP_1 '17 TEMP_2 TEMP_1	save argument if passed in A, B, or L register save XB in TEMP_2 via L register restore argument to L register
• • •	• • •	A, B, L, and XB can now be used to process the argument
STL	TEMP_1	save subroutine result if returned in A, B, or L
• •	• • •	additional processing that may involve A, B, or L, such as a call to a nonlocal procedure
LDL STLR LDL JMP	' 17	restore XB from TEMP_2 via L register restore result in L return

Second Edition

Note

The assembler displays an error message on the LDLR and STLR instructions. However, the correct code is generated, and the subroutine executes correctly.

An alternate method of return is to use an indirect jump via TEMP_2:

JMP TEMP_2,*

This removes the need for the LDL and STLR instructions used to restore XB from TEMP_2.

The temporary storage areas TEMP_1 and TEMP_2 must both be two halfwords long.

Local Calls in I Mode

Calls to local subroutines in I Mode are made by one of the two jump instructions that, at the time of the jump, store the address of the instruction following the jump at some location known to the subroutine. These are the JSR and JSXB instructions (see Chapter 9). Each is illustrated in the following sections by examples that call the SQUARE subroutine to calculate the squares of two numbers and return the results in a general register. The numbers to be squared are passed to the subroutine in the same general register.

<u>JSR Call</u>: The JSR (Jump and Store in General Register) instruction stores the address of the next instruction in a general register, and then transfers control to the target address.

	LH JSR STH LH JSR	2,=25 1,SQUARE 2,X25 2,=13 1,SQUARE	store return in GR1
SQUARE	STH STH MH PIMH	2,X13 2,TEMP 2,TEMP 2	control transferred to here
	JMP LINK	PB%,1	return via PB indexed by GR1
X25 X13 TEMP	BSS BSS BSS	1 1 1	

The JSR call can be used in pure procedure segments because the general registers are independent of any segment; nothing in the procedure segment is modified by storing a return address in a general register.

Note that the general register used for the return cannot be GR0, since only GR1 through GR7 can be used for indexing. GR0 can, however, be used for general-purpose temporary storage within the subroutine. Also, be aware of the registers used in the subroutine, and avoid, if possible, using one of these for the return; if this is unavoidable, save and restore the return register using STH and LH instructions.

<u>JSXB Call</u>: The JSXB (Jump and Store in Auxiliary Base Register) instruction stores the address of the instruction following the jump in the XB register, and then transfers control to the target address.

	LH JSXB STH	2,=25 SQUARE 2,X25	
	LH	2,=13	
	JSXB	SQUARE	
	STH	2,X13	
SQUARE	STH	2,TEMP	control transferred to here
	MH	2,TEMP	
	PIMH	2	
	JMP	XB%	return via XB register
	LINK		
X25	BSS	1	
X13	BSS	1	
TEMP	BSS	1	

The JSXB call can be used in pure procedure segments because the XB register is independent of any segment; nothing in the procedure segment is modified by storing a return address in this register.

If the XB register is used in a subroutine's processing (for example, by a ZED or ZTRN instruction or a CALL pseudo-operation), the subroutine should begin by saving the XB register contents in an unused register \underline{r} with an LDAR \underline{r} ,'17 instruction, and end by restoring it with an STAR \underline{r} ,'17 instruction just before the return JMP. Alternatively, a JSR call can be used, as described previously.

EXTERNAL SUBROUTINES

Prime supplies a large number of standard subroutines for use by programs written in any of its programming languages. These subroutines are grouped into libraries, described in the <u>Programmer's</u> <u>Guide to BIND and EPFs</u>, and in Volume I of the <u>Subroutines Reference</u> <u>Guide</u>.

The standard subroutines are written in assembly language or any of several high-level languages. They are assembled or compiled independently of any program that calls them, and are therefore, from the point of view of the calling program, nonlocal, or external subroutines.

External subroutines can also be user-written, assembled, and collected into user libraries. Writing and building subroutine libraries is discussed in detail in Volume I of the <u>Advanced Programmer's Guide</u>.

The assembler, when assembling a calling program, cannot resolve references to entry points and other locations within an external procedure. It is the function of Prime's linkers, BIND and SEG, and the dynamic linking mechanism to do this. The calling program uses the EXT pseudo-operation to identify external locations to be resolved after assembly is completed.

The linker locates the external modules by means of a set of <u>search</u> <u>rules</u> and <u>entrypoint lists</u>. Prime provides a set of search rules that include all of the standard libraries. These rules can, however, be modified to suit the user's particular needs; a search rule can, for example, be deleted if the associated library is never used, or one can be added to accommodate a library of user-written subroutines. A complete description of the use of search rules appears in Volume II of the Advanced Programmer's Guide.

External Calls

The standard method of calling external subroutines is through the CALL pseudo-operation, which performs several implicit functions. The calling mechanism is the same for both V mode and I mode. The CALL statement:

- Generates an implied EXT statement to identify its target as an entrypoint to a procedure outside the calling program
- Generates an explicit PCL (procedure call) instruction to effect the transfer of control
- Provides an indirect pointer (IP) in which to place the address of the external entrypoint at execution time

The procedure call mechanism is described in detail in Chapter 8 of the <u>System Architecture Reference Guide</u>; indirect pointers are filled in during either linking or execution, as described in Volume I of the <u>Advanced Programmer's Guide</u>.

Entrypoints to Called Routines


The primary requirement that must be met in order that one program may transfer control to (or call) another is that the caller must know, at execution time, the address of the first executable instruction in the called routine. In local subroutines, this information can be provided by the assembler, since all locations are known at assembly time. In nonlocal cases, the callees' addresses are not known at the time the caller is assembled; they must be provided by other means: by way of either external symbol and entrypoint declarations for resolution by the linker, or dynamic entrypoints for resolution by the dynamic linking mechanism. Only the former are described here; the latter are discussed in Volume I of the Advanced Programmer's Guide.

External Symbols in a Calling Program: An external symbol, that is, one that exists in a called program, is identified to a calling program by an EXT pseudo-operation (see Chapter 6). This symbol is the same as that used as the operand of the CALL pseudo-operation that calls the external program.

If, instead of a CALL statement, a PCL instruction is used to call an external program, both the EXT and the IP statements must be explicitly coded. The IP operand must be the same as the EXT operand; the PCL operand must reference the label of the IP statement indirectly. Since these functions are implicitly performed by the CALL statement, the CALL is the simpler and less error-prone of the two methods. Figure 12-1 shows an assembled program that calls two user-written subroutines SQUARE and CUBE, and two Prime-supplied subroutines TODEC and TONL. The SQUARE subroutine is called by the PCL method; the rest use the CALL statement.

To summarize, the calling program must do three things that the CALL pseudo-operation does implicitly. It must

- Provide an explicit EXT statement identifying the subroutine's entrypoint as a location external to the calling program, as shown in line 2 of Figure 12-1.
- Provide an explicit labeled indirect pointer (IP) whose operand matches that of the EXT statement. This is the statement whose label is SQIP (line 19). Note that it is coded in the Link segment.
- Code the operand of the PCL instruction (line 3) as an <u>indirect</u> reference to the label of the indirect pointer at line 19.



Assembly Language CALL vs. PCL Mechanism Figure 12-1 All of these details are handled automatically when you use a CALL pseudo-operation. The assembler holds the EXTs internally as indicators that it must generate IPs for the calls; the EXTs are not listed.

The IPs for the CALL statements are generated as shown at the bottom of the listing. Note that they, too, are in the Link segment, as indicated by the \geq sign appended to their storage addresses.


Entrypoint Declaration in a Called Program: The resolution of a caller's external symbols is completed from the callee's side by a combination of the ENT or SUBR pseudo-operation and the callee's ECB. The key function is to provide a correlation between the entrypoint name and the ECB, which contains information necessary to the callee's execution.

The ENT is used in this discussion; the SUBR statement could be used with identical results. In the ENT pseudo-operation


[label] ENT symbol-1[, symbol-2]

<u>symbol-1</u> is the external name used by the calling program; it is this symbol that enables the linker to resolve the external symbol of the same name in the calling program. In addition to matching that symbol, it provides the entrypoint-to-ECB correlation in one of three ways:


- It can match the name given in the label field of the called program's ECB. In this case, <u>symbol-2</u> is not used. The ECB's starting address operand contains the label of the first executable instruction. Figure 12-2 shows this configuration.
- It can match the name given in the label field of the called program's first executable instruction. In this case, <u>symbol-2</u> is required, and matches the name given in the label field of the called program's ECB. The ECB's starting address operand must also contain the name given in <u>symbol-1</u>. This configuration is shown in Figure 12-3.
- It can match neither of the above; it simply identifies <u>symbol-1</u> as an entrypoint. In this case, <u>symbol-2</u> is required, and matches the name given in the label field of the called program's ECB. The ECB's starting address operand contains the label of the first executable instruction. Figure 12-4 illustrates this option.



Entrypoint Declaration -- Option 1 Figure 12-2



Entrypoint Declaration -- Option 2 Figure 12-3



Entrypoint Declaration -- Option 3 Figure 12-4

The relationship among the ENT operands, the first executable instruction label, and the ECB is summarized below.

	ENT .	First Inst Label		ECB		
ENT	SYM_1	START	SYM_1	ECB	START	
ENT	SYM_1,SYM_2	SYM_1	SYM_2	ECB	SYM_1	
ENT	SYM_1,SYM_2	START	SYM_2	ECB	START	• •

Note that in Figures 12-2, 12-3, and 12-4, each example shows a subroutine with two entry points, SQUARE and CUBE. These entrypoints match the external labels declared or implied in the calling program whose code is shown in Figure 12-1.

Argument Passing in External Calls

In the examples referred to in the previous section, each entrypoint has a matching ECB, which supplies, in addition to the starting location, the location of the pointer to the first passed argument and the number of arguments. Refer to the descriptions of the ECB statement in Chapter 6, and the DYNM statement in Chapter 4 for additional information.

Argument passing is initiated by the PCL or CALL statement in the calling program; it is completed by the ARGT instruction in the called subroutine. The ARGT must be the first executable instruction in any subroutine that expects arguments. It must <u>not</u> be used in a subroutine that expects no arguments; that is, a subroutine that is called without any APs following it, such as the TONL call in Figure 12-1.

Returning from an External Call

Part of the function of the call and return mechanism is to allocate temporary storage in a stack area for use by the called routine, and to deallocate this storage at the subroutine's completion. The stack area contains the argument pointers, and can also accommodate any other temporary data that may be needed for the callee's execution.

Any subroutine that is called by a PCL or CALL statement with the expectation of returning to its caller must return by executing a PRTN instruction. The PRTN instruction, in addition to returning to the caller, deallocates the callee's stack space and returns it to the system for use by other users.

THE SHORTCALL MECHANISM

As stated previously, the PCL/PRTN mechanism performs, at the call, a great many functions related to argument passing, allocating stack space, and switching between V mode and I mode if necessary. At the return, some of these functions are performed in reverse. All of these operations occur without any intervention on the programmer's part, but while convenient from a programming point of view, they take an appreciable amount of time. A small subroutine of, say, 10 to 15 lines could conceivably take less time to execute than it would take to transfer control to it and back, and if this subroutine is called very often in the course of a calling program's execution, the overhead could become prohibitive.

This overhead can be significantly reduced by using an alternative call and return mechanism known as the <u>shortcall interface</u>, or simply <u>shortcall</u>. Shortcall requires that the called routine be coded in assembly language; at Revision 21.0, the language of the calling program can be only FORTRAN 77 (F77).

The shortcall interface is implemented differently for V mode and I mode. The FORTRAN side of the interface is described in the FORTRAN F77 Reference Guide; the assembly language side is described in the following sections.

General Considerations

The assembly programmer, in order to properly handle subroutine arguments in the called procedure, needs to be aware of the differences between the standard call mechanism and the shortcall mechanism, and needs to know about the alignment of certain types of data in the calling program. A compilation listing of the calling program, in expanded listing format, should always be available for determining argument alignment and the sequence in which arguments are passed.

<u>CALL/Shortcall Differences</u>: Following is a list of the main differences between the PCL/CALL and shortcall mechanisms:

- V-mode calling programs execute a shortcall by means of a JSXB instruction; I-mode programs use a JMP instruction.
- Shortcall does not switch execution modes. This means that a V-mode calling program can call only V-mode subroutines, and an I-mode calling program can call only I-mode subroutines.
- Shortcall does not use stack space in the called procedure for argument passing. Arguments are passed differently in V mode and I mode; the mechanisms are described in detail later in this chapter.

- A shortcalled procedure is not required to have an ECB, since shortcall does not need information relating to execution mode, number of arguments, and argument pointer location that is normally contained in a called procedure's ECB.
- The calling program is responsible for providing the necessary space in its own stack frame for the number of arguments each shortcalled procedure expects. In FORTRAN 77, this is done through the SHORTCALL statement.

Argument Alignment: Certain datatypes can be either aligned (allocated on halfword boundaries) or unaligned (allocated on other than halfword boundaries) in the calling program. The shortcalled assembly language procedure needs to be aware of the alignment of an argument in order to retrieve it correctly.

Normally, only the following datatypes could be potentially unaligned:

- F77 CHARACTER*n
- F77 LOGICAL*1

These datatypes are always passed as unaligned, regardless of whether the actual arguments at each instance of a call are aligned or not. All other datatypes are always aligned in the calling program and passed as aligned data.

The setup instructions preparatory to a shortcall operation can be determined by examining an expanded listing of the calling program.

Argument Passing in V mode

Arguments are normally passed by reference, that is, <u>pointers</u> to the arguments are passed, rather than the arguments themselves. There are four distinct cases of argument passing to shortcalled procedures in V mode. The first case is that in which no arguments are being passed. No argument processing is required in the called procedure. The remaining three cases have arguments passed as follows:

<u>One argument, aligned</u>: A pointer to the argument is passed in the L register. The called procedure code required to access the argument is:

DYNM TEMP(2) storage for address of argument STL TEMP store argument address inst TEMP,* any operation on argument The inst statement references the argument indirectly through TEMP.

<u>One argument, unaligned</u>: Special care must be taken in passing an unaligned object, since an unaligned object requires a 48-bit pointer. In this case, the calling procedure generates code to address the argument in FARO, then loads the first two halfwords of this address into the L register. The extension bit (bit 4) is set to 1 in this address. It is up to the called procedure to test for this bit, and to retrieve the proper address from FARO if it is set. The following code can be used to do this:

DYNM TEMP(3) STL TEMP store L register SAS 4 skip the JMP if bit 4 is 1 JMP# *+3 jump if bit 4 is 0 STFA 0,TEMP store FAR0 inst TEMP,* any operation on argument

<u>More than one argument</u>: A list of pointers to the arguments is constructed in memory by the caller. The space set aside for each pointer in the list is always three halfwords, although for aligned arguments only the first two halfwords are necessary. The address of the first list element is passed in the L register.

The arguments are most easily accessed as displacements relative to the XB register. However, since the XB register is used to store the caller's return address, the contents of this register must be saved before using it to access arguments, and restored just before the return. The L register, used to pass the argument list pointer to the callee, is used in the process of saving the return address, so it, too, must be saved temporarily. The following code sequence performs the required saves and sets up the XB register for argument access:

DYNM	TEMP_1(2),TEMP_2(2)	
STL	TEMP_1	save argument list pointer
EAL	XB%	save
STL	TEMP_2	return address
EAXB	TEMP_1,*	load saved pointer into XB
inst	XB%+0,*	operation on first argument
inst	XB%+3,*	operation on second argument
inst	XB%+6,*	operation on third argument
EAXB	TEMP_2,*	restore return address to XB
JMP	XB%	return via XB

Note that the arguments are addressed in increments of three halfwords (XB\$+0, XB\$+3, ...); the increment corresponds to the 48-bit length of each pointer.

The V-mode argument passing mechanism may be affected if the shortcalled procedure is a function that returns a value. See the section <u>Non-Register-Sized Return</u> Value later in this chapter.

<u>Register Saving and Restoring in V mode</u>: Prime's usual convention for procedure calling via PCL is for the caller to save any registers whose contents are to be preserved over an external call. For efficiency's sake, however, this is not the best practice for shortcalled procedures.

For V-mode shortcalled procedures, the assembly programmer can assume that the L, X and Y registers are safe to use without having to save or restore them. No other registers are saved at the call site by the caller; therefore, the called program must be wary of modifying registers other than those just listed without saving and restoring them. Unnecessary saves can be eliminated if, upon examination of the caller's code, it is found that modification of unsaved registers does no damage.

Shortcall in I Mode

The implementation of the I-mode shortcall interface is designed to take advantage of the I mode general register based architecture. There are therefore differences between the shortcall interfaces in V mode and I mode. (For purposes of this discussion, I mode and IX mode are considered to be the same architecture.)

<u>Call and Return Mechanism</u>: The first difference between shortcalling in V mode and I mode is that of the mechanism used to transfer control to the callee and back. The I-mode return address is passed in R0, not the XB register. The code sequence used by the caller to invoke an I-mode shortcalled procedure, and the code sequence needed to return from it are:

Ca	ller	<u>c</u>	allee
EAR	0,*+4	ST	0,TEMP
JMP	<callee></callee>	JMP	TEMP,*

The EAR/JMP code sequence is faster than a JSXB. Also, saving and restoring R0 if it is needed for computation is more efficient than saving and restoring the XB register. If R0 is not needed by the callee for computation, it need not be saved, and the callee can return via a JMP R0%.

Argument Passing: Arguments are normally passed by reference (similar to V mode). However, two and three halfword pointers (pointers to

aligned and unaligned arguments, respectively) are treated separately in I mode.

<u>Aligned Arguments</u>: Aligned arguments are passed via the general registers R1 through R4. This means that a maximum of four pointers to aligned arguments can be passed via registers to a shortcalled procedure. For example, if pointers to three 32-bit integers A, B, and C, are passed in general registers 1, 2, and 3, respectively, the following instructions could operate on them:

L	6,R1%	load A into GR6
М	6,R2%	multiply A by B
PIM	6	position after multiply
А	6,R3%	add C to A*B

If more than 4 aligned arguments are passed, R1 through R3 are used for the first three as shown above, and R4 contains a pointer to a memory-resident list (in the calling program) of two-word pointers that point to the 4th through last arguments. Thus, to continue the previous example, if a fourth and fifth argument D and E were to be passed, they would be referenced as follows, after the code shown above:

EAXB R4% store pointer in XB S 6,XB%,* subtract D from A*B+C D 6,XB%+2,* divide A*B+C-D by E

<u>Unaligned Arguments</u>: Unaligned arguments are passed by reference via the FARs: FARO and FAR1, in sequence. The FARs are stored by STFA instructions into 48-bit indirect pointers in the callee's address space, and the arguments are addressed indirectly through these pointers:

DYNM PTR_1(3),PTR_2(3) STFA 0,PTR_1 STFA 1,PTR_2 inst PTR_1,* address first argument inst PTR_2,* address second argument

If more than two unaligned arguments are passed, a pointer to the first is passed via FARO, and FAR1 contains a pointer to a memory-resident list (in the calling program) of 48-bit pointers to the remaining unaligned arguments. The second through last arguments are addressed indirectly through the XB register:

DYNM	PTR_1(3),	PTR_2(3)
STFA	0,PTR_1	
STFA	1,PTR_2	
EAXB	PTR_2,*	load pointer into XB
inst	PTR_1,*	address first argument
inst	XB%,*	address second argument
inst	XB%+3,*	address third argument
inst	XB%+6,*	address fourth argument

<u>Mixed Arguments</u>: Argument order is not strictly adhered to if a mixture of aligned and unaligned arguments is passed to an I-mode shortcalled procedure: aligned arguments are always passed via the general registers R1 through R4, unaligned arguments are always passed via the FARs. Within the aligned and unaligned classes of arguments, however, argument order is maintained.

<u>Register Saving and Restoring</u>: The callee is generally free to use any registers used to pass arguments without restoring them before returning. If the callee needs registers other than these, however, it is the callee's responsibility to save and restore them. Here, too, as in V mode, unnecessary saves can be eliminated if, upon examination of the caller's code, it is found that modification of unsaved registers does no harm.

Shortcalled Functions in V mode and I mode

The primary difference between subroutines and functions is that a function returns a value while a subroutine does not. Because Prime supports multi-language programming and procedure calling (PCL) between the V-mode and I-mode instruction sets, certain mechanisms by which functions return their values have been defined and must be adhered to. All types of functions, whether compiled or written in assembly language, called by PCL or shortcalled, must return their values according to these mechanisms; the programmer of a shortcalled function therefore needs to be aware of how these mechanisms work.

There are two classes of function return values: one class is those values that fit exactly into registers; the other is those that do not. Different mechanisms are used to return each of these classes of values. General guidelines are given here to help the assembly programmer in determining how to return function values. If unsure of how the caller expects the function to return its value, the programmer can compile the calling program, requesting an expanded listing, and can then examine the generated code.

<u>Register-Sized Return Values</u>: The types of values that are returned in registers from called functions include integers, floating point values, and other datatypes whose bit lengths match that of a register. Note carefully that what is passed to a function is a set of one or

more argument <u>pointers</u>, while what is passed <u>from</u> the function is a return <u>value</u>. The data types returned and the registers in which they are expected by a FORTRAN caller are shown below.

Data Types Returned	Expected Register (I mode in parentheses)
<pre>integer*2; logical*2; logical*1 (register bit 8)</pre>	A (GR2H)
<pre>integer*4; logical*4;</pre>	L (GR2)
real*4	FAC (FAC1)
real*8	DFAC (DFAC1)
real*16	QFAC

It is up to the assembly programmer to ensure that the shortcalled function return value is loaded into the appropriate type of register before returning to the caller.

<u>Non-Register-Sized Return Values</u>: If the return value does not fit exactly into a register, a pointer to a compiler-created space in the caller's stack is passed to the shortcalled function. This space is where the result value of the function must be put by the callee. The pointer is passed as the first argument in the V-mode function's argument list, and pointed to, as usual, by the L register. If other arguments are normally passed to the shortcalled function, these arguments are all moved up one position in the argument list, so that function argument 1 takes the space normally taken by subroutine argument 2, function argument 2 that of subroutine argument 3, and so on.

In I mode, the function return value pointer is passed as the first aligned argument, in R1. R2 through R4 will then contain the function's usual aligned arguments in the manner described above, except that they are, as in V mode, moved up one position in the argument list. Since R4 remains the last register that can be used to pass aligned arguments, the maximum number of arguments that can be passed to a shortcalled function of this type before the caller has to resort to a memory-resident argument list is reduced to 3.

13 Program Linking

When the assembler has completed its processing of one or more assembly language source programs, the object files it has created must be linked to create a file that can be loaded into memory and executed. The Prime linkers, SEG and BIND, combine object files whose pathnames are specified in linker subcommands into executable entities known as <u>runfiles</u>. Runfiles created by SEG are invoked by issuing the SEG command, specifying the pathname at which it was saved when linking was completed; those created by BIND are invoked by the RESUME command, also specifying the pathname at which it was filed. Unless you specify otherwise, both SEG and BIND obtain the assembled object files from, and store their respective runfiles in, the home directory to which you are attached when you invoke the linker.

This chapter briefly describes the characteristics of the two linkers and shows some examples of their use in doing simple linking tasks. For information on more complex applications, refer to the <u>SEG and LOAD</u> Reference Guide and the Programmer's Guide to BIND and EPFs.

Both SEG and BIND accept V-mode and I-mode object files as input to the linking process (I mode, for the purposes of this chapter, should be understood to also include IX mode). SEG can also link programs written in the older R mode, but these programs must be converted to V mode or I mode before BIND can link them. There is a discussion of conversion requirements and procedures in the <u>Programmer's Guide to BIND and EPFs</u>.

DIFFERENCES BETWEEN SEG AND BIND

One of the major differences between the two linkers is that SEG, in addition to performing the linking function for external references, common areas, and the like, also creates an image of (loads) the linked program into memory and then writes an image of memory to the runfile. The result is that, for default links, all executable programs are tied to the same memory segment (segment 4001). Therefore, if two programs were linked with SEG using the default segment assignment, it is not possible to interrupt the execution of one program, invoke the other, and then return to the first, since the second program will have overlaid part or all of the first.

BIND, on the other hand, performs the linking functions, but does not tie the linked code to any specific memory segment. It creates <u>imaginary segments</u> whose run-time segment numbers are determined by PRIMOS. BIND leaves the loading part of the linking and loading task for PRIMOS to perform when the program is invoked. PRIMOS loads the invoked program into any unoccupied memory segment it can find. This enables you to interrupt a program executing in one segment and load a second program (into a different segment, since PRIMOS considers the first program's segment still to be occupied) and execute it. You can then return to the first program, since it has not been overlaid by the second.

A second major difference between SEG and BIND is that BIND, by default, creates sharable procedures by separating executable code and modifiable data into separate segments. SEG can create sharable procedures, but it is a complex activity that includes specification of certain segment numbers, resharing of the PRIMOS operating system, and agreements between the programmer and the System Administrator. The procedure is described in detail in the SEG and LOAD Reference Guide.

There are many other differences between the two linkers, most of which make BIND the linker of choice over SEG. These differences are summarized in Chapter 1 of the <u>Programmer's Guide to BIND and EPFs</u> and described in more detail in Volume I of the <u>Advanced Programmer's Guide</u>.

USING THE SEG LINKER

The SEG linker is invoked by the PRIMOS SEG command, specifying the -LOAD option:

SEG -LOAD

Linking with SEG is an interactive procedure in which, for each subcommand, SEG issues a dollar sign (\$) prompt. Figure 13-1 illustrates the procedure. In it, the program illustrated in Chapter 12 (named CALLSQ) is linked with its called subroutine module

(containing the entrypoints SQUARE and CUBE) to create the executable program CALLSQ.SEG. The resulting link map is shown in Figure 13-2.

USING THE BIND LINKER

The BIND linker is invoked by the PRIMOS command BIND:

BIND [options]

Linking with BIND can be interactive, working much like SEG, or you can include a series of options on the command line. In the latter case, the options specify the functions that would have been performed in response to subcommands in the interactive mode. When in the interactive mode, BIND issues a colon (:) as a prompt for each subcommand. Both methods are shown in Figure 13-3, using the same program and subroutine as in the SEG example above. The resulting link map is shown in Figure 13-4.

OK, <u>SEG -LOAD</u> [SEG Rev. 21.0 Copyright (c) 1986, Prime Computer, Inc.] \$ <u>LO CALLSQ</u> (Link calling program CALLSQ.BIN) \$ <u>LO SQCU1</u> (Link subroutine module SQCU1.BIN) \$ <u>LI</u> (Link system library routines TODEC and TONL) LOAD COMPLETE \$ <u>SAVE</u> (File CALLSQ.SEG) \$ <u>MAP CALLSQ.SMAP</u> (Create map file -- optional) \$ <u>Q</u> (Exit) OK,

> Sample SEG Terminal Session Figure 13-1

*START 4002 000004 *STACK 4001 001206 *SYM 000016 SEG. # TYPE LOW HIGH TOP 4001 PROC## 001000 001222 001204 4002 DATA 000000 000115 000115 ROUTINE ECB PROCEDURE ST. SIZE LINK FR. #### 4002 000004 4001 001000 000012 000034 4002 177400 CUBE 4002 000034 4001 001032 000020 000040 4002 177434 4001 001041 4001 001052 4002 000054 SQUARE 000020 000040 4002 177434 TODEC 4002 000074 000020 000022 4002 177474 DIRECT ENTRY LINKS T10B 4001 001176 TONL 4001 001202 COMMON BLOCKS OTHER SYMBOLS

> Sample SEG Link Map Figure 13-2

```
Using BIND interactively:
    OK, BIND
    [BIND Rev. 21.0 Copyright (c) 1986, Prime Computer, Inc.]
    : LO CALLSQ
                 (Link calling program CALLSQ.BIN)
    : LO SQCU1
                  (Link subroutine module SQCU1.BIN)
    : LI
                  (Link system library routines TODEC and TONL)
    BIND COMPLETE
    : MAP CALLSQ.MAP
                        (Create map file -- optional)
    : FILE
                  (File CALLSQ.RUN and Exit)
    ΟК,
Using BIND with command line options:
    OK, BIND CALLSQ -LO CALLSQ SQCU1 -LI -MAP CALLSQ.MAP
   BIND COMPLETE
   οк,
```

Sample BIND Terminal Session Figure 13-3

```
Map of CALLSQ
  START ECB: -0002/000004
  Segment Type
                  Low High
                                Top
  -0002 DATA
               000000 000115 000116
   +0000 PROC 001000 001204 001206
PROCEDURES:
 Name
           ECB address Initial PB% Stack size Link size Initial LB%
          -0002/000004 +0000/001000 000012 000034 -0002/177400
-0002/000034 +0000/001032 000020 000040 -0002/177434
 CUBE
  SQUARE -0002/000054 +0000/001041 000020 000040 -0002/177434
          -0002/000074 +0000/001052 000020 000022 -0002/177474
  TODEC
DYNAMIC LINKS:
  T10B
       +0000/001176
  TONL
          +0000/001202
COMMON AREAS:
OTHER SYMBOLS:
UNDEFINED SYMBOLS:
```

Sample BIND Link Map Figure 13-4

.

14 Program Execution and Debugging

PROGRAM EXECUTION

After your program has been assembled and linked, you can load it for execution in any of several ways.

- From command level; use the SEG command for programs linked with the SEG linker, or the RESUME command for programs linked with the BIND linker. Refer to the <u>PRIMOS Commands Reference</u> <u>Guide</u> for descriptions of these commands. (If your linked program has been placed in the command directory CMDNCO, you can also invoke it as an external command by simply supplying its name as if it were a PRIMOS command.)
- From another program, using any of several calling sequences; this procedure is described in detail in Volume III of the <u>Advanced Programmer's Guide</u>. Additional information can be found in the Programmer's Guide to BIND and EPFs.
- From command level in conjunction with one of the assembly language debugging utilities VPSD or IPSD; this method is described in this chapter.

PROGRAM DEBUGGING

There are two interactive debugging utilities that you can use for troubleshooting your programs. One of them, VPSD, is used for V mode programs; the other, IPSD, is an extension of VPSD that handles I mode (including IX mode) as well as V mode programs. IPSD differs from VPSD in its method of invocation and in some of its subcommands and displays. It is otherwise identical to VPSD.

The following sections describe the invocation methods for VPSD, the VPSD subcommands, and the IPSD extensions.

· Using VPSD

VPSD is a symbolic routine that can handle the PRIME-400 and 50 Series segmented addressing modes (except I mode), and all of the PRIME-300 addressing modes.

There are two versions of VPSD: stand-alone VPSD and SEG's VPSD. Both reside in segment '4000. There are three ways to enter VPSD, each of which has slightly different consequences for debugging:

Action

- Load the object file using SEG's Used whe loader. Then return to # level When EXE with the RE command and issue ters are the SEG command PSD. Obtain the Preserve starting address of SEG's VPSD contents with the VERSION command. the time Memory may now be examined and for the breakpoints set. Type EX to value yo start the program. If it crashes, command. issue the PRIMOS level PM command to obtain the data at crash time. Then issue the PRIMOS command START using SEG's VPSD starting address.
- Load the runfile and enter VPSD via the <u>SEG filename 1/1</u> command.
- Load and execute the runfile using SEG. When the program crashes, use the PRIMOS command VPSD to call the stand-alone version of VPSD.

Usage/Consequence

Used when no runfile exists. When EXECUTE is given, the registers are as SEG initialized them. Preserves the entire program contents exactly as it was at the time of the crash, except for the program counter whose value you obtain via the PM command.

Used when runfile exists. When EXECUTE is given, the registers are as SEG initialized them.

Use only if SEG's VPSD has been destroyed. The registers are not preserved.

VPSD Subcommand Line Format

Each VPSD subcommand is a one or two letter operation followed by one or more operands. Separators may be spaces or commas, and values may be omitted by including extra commas. Subcommands may be terminated by a carriage return or a semicolon.

The ACCESS subcommand differs from the others in that it remains in control and allows you to examine and/or alter more than one location without returning to subcommand mode (signalled by the prompt character). The next location to be accessed is selected by the terminator used. (See ACCESS for details.)

A question mark (?) may be used to abort a subcommand string and return to subcommand level.

If more than five octal digits are entered, only the last 16 bits are used.

Effective Address Formation: VPSD processes input and output in all addressing modes except I mode. The mode is set by the MODE subcommand.

When an index register is needed, the current value of the X or Y register is used.

When VPSD prints an address, it applies the same address formation process as the hardware, using the current values of the registers. For relative addresses, the location set by the last use of the ACCESS subcommand is used as the value of the P register.

<u>Relocation Constant</u>: VPSD can process addresses in a relocatable mode by maintaining a relocation constant which points to the start of a module. All addresses that are preceded by > are relative to this relocation constant. For a relocation constant of '1000, both A >50 and A 1050 would address location '1050.

The relocation constant is set by the RELOCATE subcommand. Setting the relocation constant to O disables this mode.

For all output, any address larger than the relocation address is displayed as $\geq n$, where <u>n</u> is the address minus the relocation address.

<u>Input/Output Formats</u>: The default subcommand line scan is octal, but VPSD can accept input parameters and print output values in several other formats. The format is established by typing a colon followed by a single format letter. All input to the right of that format specifier is interpreted in that format until you type a new format specifier or a terminator. Format specifiers affect only the <u>current</u> <u>input</u> line, but affect <u>all output</u> lines until you type a new format specifier. Table 14-1 describes the format specifiers. The following example illustrates their effects.

Table 14-1 Input/Output Formats

Format	<u>Code</u>	Input	Output
ASCII	: A	Two characters accepted first may not be: > = @ %, .NL./? + -: *() or blank Second is required and may not be: /, ?, <cr> Note: to input ASCII char- acters in any format use 'cc (single quote followed by two characters)</cr>	Two characters are printed. An @ is sub- stituted for a non- printing character
Binary	:B	Takes a sequence of up to 16 1's and 0's	Prints a sequence of sixteen 1's and 0's
Decimal	:D	Accepts up to five decimal (0-9) digits	Prints decimal digits
Hex	: H	Accepts up to four hexadec- imal (0-9, A, B, C, D, E, F) digits	
Octal	:0	Accepts up to six octal (0-7) digits	Prints octal digits
Symbolic	:S	Symbolic instructions (See note)	Symbolic instructions
АР	:P	Symbolic instructions	Prints address pointers
Long	:L	Accepts up to 11 octal integers	Prints 32-bit octal integers
	Note:	Constants entered in :S mode a	are octal.

Fill and Dump Example:

- F 100 200 :HAFAF Fills octal locations 100 to 200 with hexadecimal digits AFAF
- D 120 130 The display on the terminal will be in hexadecimal.

<u>Symbolic Instruction Format</u>: enables you to display standard PMA symbolic instruction format for output and to enter symbolic input in ACCESS subcommands. The only restrictions are:

- Expressions -- only + and operations
- No literals
- Input is valid only in ACCESS mode; e.g., S 100 200 :SA1A is not valid
- The suffixes <u>+1C</u> and <u>+nB</u> may be used to indicate character and bit offsets

Constants entered in :S mode are octal

<u>Subcommand Operands</u>: Subcommand operands may be constants, constant expressions, or symbols. The format of a constant is:

[: format] [>] + digits [: format] ASCII-constant

where:

format = format specifier (see Table 14-1)

> = relocatable mode

<u>ASCII-constant</u> = two-letter constant in the format described in Table 14-1

<u>digit</u> = decimal, octal, binary or hexadecimal, depending on which format is in control

The format of a constant expression is:

constant [+ constant]

<u>Current Location Pointer</u>: In ACCESS mode, a current location pointer is maintained, starting with the value of the start-address operand of the ACCESS cmmand. The location pointer determines the next location to be accessed. During each access operation, VPSD replaces the value in the addressed location with the new value (if specified) and uses the line terminator to compute the next value of the current location pointer. For the comma or CR line terminators, the pointer is incremented after each access. Other line terminators provide different options.

VPSD Subcommands

This section gives a brief description of each of the VPSD subcommands. When entering subcommands, use only the underlined letter or letters in the subcommand.

ACCESS address

Accesses a word in memory. VPSD displays <u>address</u> and its contents and then waits for keyboard input in the following form:

[:format-symbol] [value] [:new-format-symbol] terminator

<u>:format-symbol</u> is one of the optional input/output format symbols (see Table 14-1). The new format takes effect immediately. For example, :HAF enters the hexadecimal value AF, regardless of the previous input/output mode.

<u>Value</u> replaces the contents of the addressed location. The format is the current input/output format.

<u>:new-format-symbol</u> is one of the optional input/output format symbols (see Table 14-1). The new format takes effect immediately upon all subsequent output until a new format symbol is entered.

Terminator is one of the characters shown in Table 14-2.

Long instructions are entered and printed in the same way as for the assembler; for example, LDA% 2000.

BREAKPOINT location

Sets a breakpoint at the specified location. If the program is later executed and control reaches the breakpoint location, VPSD displays CPU status and awaits further subcommands. Up to ten breakpoints may be inserted.

Table 14-2 VPSD Terminators

r

Terminator	Function
CR	Alters contents of current location (if a value is given), moves to current location +1 and prints its contents.
^	Alters contents of current location (if a value is given), moves to current location -1 and prints its contents.
/ or?	Exits from access mode. Does not close current location.
.n (CR)	Moves to current location +n and prints its contents (n is octal).
n (CR)	Moves to current location -n and prints its contents (n is octal).
G	For memory reference instructions of the form "INST* location" only. Saves a return address (current location +1), moves to the effective address location, and prints its contents. Subsequent accesses (terminated by CR, comma, ,. or) are relative to the effective address. A \ returns to the return address.
(Goes to effective address without indirection, but saves current location as return address.
١	Returns to the return address saved by the last @.
)	Returns to the return address saved by the last (.
=	For memory reference instructions only; calculates and prints the effective address and its contents. No change is made to the current location or its contents. If the instruction references a register, the contents of the register are printed.

BREGISTER

Displays the contents of the procedure base, stack base, link base and temporary base registers.

COPY source-start source-end target

Copies the block of memory from <u>source-start</u> to <u>source-end</u> into a new block of memory at <u>target</u>. If <u>target</u> lies between <u>source-start</u> and <u>source-end</u>, the non-overlapped portion is propagated through the target area. The size of the target area is always equal to the size of the source area.

Example:

F 1000	1010	:HFFFF	Fill locations 1000-1010 with hex FFFF
F 1011	1020	:HAAAA	Fill locations 1011-1020 with hex AAAA
D 1000	1020		Display locations 1000-1020
C 1010	1016	1012	Propagate alternate words of FFFF and AAAA
D 1000	1000		Display locations 1000-1020

DUMP block-start block-end [words-per-line]

Displays the contents of the block of memory at locations <u>block-start</u> through <u>block-end</u> on the user terminal or optionally in an external file.

Words-per-line is the number of words to be printed per line.

You must open a file before dumping to it (see the OPEN subcommand). If there are several files open, dump will use the last one opened. Close the dump file before ending your session. If you have used VPSD to open a file for program use and you wish to dump to a terminal, issue an OPEN subcommand with no parameters prior to issuing the DUMP subcommand.

The default output format is eight octal words per line, preceded by the octal address of the first word on the line. Repetitious words are suppressed unless <u>words-per-line</u> is specified. If you request dump output in symbolic (:S) format, specify a <u>words-per-line</u> value of 3 or less for a more readable display.

Example:

\$ O DMPFIL 1 2	Open dump file
\$ D 1000 2000	Dump locations '1000 through '2000
\$ 0 0 1 4	Close dump file

EFFECTIVE block-start block-end address [mask]

Searches for an instruction with the specified effective <u>address</u> in the block from <u>block-start</u> to <u>block-end</u>, under an optional 16-bit <u>mask</u>.

If no mask is specified, the entire address is tested. When a match is found, the instruction and its address are printed at the user terminal. The search continues until location <u>block-end</u> has been tested.

Mask is a 16-bit word which may be expressed in any of the valid formats.

EFFECTIVE is useful in finding locations where a particular address is referenced.

The current values of the X and Y registers are used in the calculation. Instructions are interpreted in the current address/instruction mode as set by the MODE subcommand and shown in the keys by the PRINT subcommand.

EXECUTE

Begins execution of a segmented program by passing control to SEG. SEG sets the initial register values; any other value at the time EX is issued is lost.

FILL block-start block-end constant :Format

Fills the block of memory locations <u>block-start</u> through <u>block-end</u> with the specified <u>constant</u>. If <u>block-end</u> does not exceed <u>block-start</u> only the first location is filled. <u>:Format</u> must be specified if you do not want the octal default. Specifying a format changes subsequent output formats. FILL is useful to test data area usage by pre-filling it with a visual pattern.

Example:

F 1000 1007 :HFFFF D 1000 1007 1 4001/1000 FFFF

FA regno

Accesses field address register regno. New values may be entered to replace old ones. Carriage return advances to the next register, and $\hat{}$ goes back to the previous one. A (will switch to access mode and display the location referenced by the field address register in ASCII. A) will return to FA mode.

FL regno

Accesses field length register regno. New values may be entered to replace old ones. A carriage return advances to the next register and a ^ goes back to the previous one.

KEYS value

Sets the contents of the keys register to the specified octal value. See Chapter 5 of the System Architecture Guide for the format of the Keys register.

LB seg-no word-no

Loads the link base register with segment number seg-no and word number word-no.

LIST address

Prints the contents of address in the current output format.

Unlike ACCESS, LIST does not transfer the pointer to that location, a very useful feature when you wish to examine a location without going there.

MODE D16S D32S D32R D64R D64V

D16S means use 16S address mode; D32S, use 32S address mode; D32R, use 32R address mode; D64R, use 64R address mode; and D64V, use 64V address mode.

MODE controls the way effective addresses are interpreted by setting the address mode bits of the Keys register. Other Keys register bits are unaffected. MODE gives you a way of setting just the address mode.

D64V prints the segment and word number for all addresses (initial segment number is '4000) and interprets instructions as the Prime 400 and 50 Series hardware does. Base register references for all long instructions are printed as PB%, SB%, LB%, or XB%. Short instructions which reference SB or LB print SB or LB as part of the address.

NOT-EQUAL block-start block-end n-match [mask]

Searches memory between <u>block-start</u> and <u>block-end</u> for words <u>not</u> equal to n-match under an optional 16-bit mask.

The masking function is a 16-bit logical AND. If no mask is specified, the entire word is tested. When a non-match is found, the address and its contents are typed out and the search continues to block-end.

OPEN file-name file-unit key

Opens <u>file-name</u> on <u>file-unit</u> to be used as a DUMP output file. <u>key</u> can be: 1 (open for reading), 2 (open for writing), 3 (open for reading and writing) or 4 (close).

These key values are the same as for the PRIMOS OPEN command.

PRINT

Prints CPU/VPSD parameters in octal as follows:

prgctr: breakpoint a-reg b-reg x-reg keys relcon y-reg

prgctr the program counter at the time of the breakpoint

relcon the current value of the access mode relocation constant

PROCEED [address] [a-reg] [b-reg] [x-reg] [keys]

Continue execution from breakpoint. Removes the current breakpoint if there is one, optionally sets a new breakpoint at <u>address</u>, and issues a RUN subcommand to the current program counter address. Registers and keys are loaded with specified values, if any.

QUIT

Returns to the PRIMOS operating system. In SEG's VPSD, QUIT returns to SEG command level.

RELOCATE value

Sets a new value for the access-mode relocation counter.

RUN [start-add] [a-reg] [b-reg] [x-reg] [keys]

Runs the executable program beginning at <u>start-add</u>. Prior to program entry, <u>a-reg</u>, <u>b-reg</u>, <u>x-reg</u>, and <u>keys</u> are optionally loaded with specified values. Control does not return to VPSD unless a breakpoint is encountered.

Use the SN subcommand before issuing <u>R</u> to specify the segment in which to run; <u>start-add</u> is the 16-bit offset within that segment.

<u>SB</u> seg-no word-no

Loads the stack base register with segment number <u>seg-no</u> and word number word-no.

SEARCH block-start block-end match-word [mask]

Searches memory from <u>block-start</u> to <u>block-end</u> for words equal to <u>match-word</u> under an optional 16-bit <u>mask</u>.

If a mask is not specified, the entire word is tested. When a match is found, the address and its contents are displayed, and the search continues until location block-end has been tested.

SN seg-no

Use <u>seg-no</u> as the segment number for all subcommands where only a halfword offset is entered, such as UPDATE, DUMP, etc.

UPDATE location contents

Puts <u>contents</u> into <u>location</u> and prints the old and new contents of location.

VERIFY block-start block-end copy

Verifies memory from <u>block-start</u> through <u>block-end</u> against a copy starting at <u>copy</u>. The program displays the address and contents of each location which does not match the corresponding word in the copy.

The format of a VERIFY printout is:

location block-contents copy-contents

VERSION

Prints the version number and restart address of the VPSD you are using. If your program goes into a loop or crashes after a RUN subcommand, you can issue a PR subcommand, starting at this restart address. This causes a pseudo breakpoint, saving the registers and entering VPSD. Only the program counter register value will be lost, and even this may be found by issuing a PRIMOS P command prior to restarting VPSD.

WHERE

Lists all currently installed breakpoints and their remaining proceed counts. A proceed count of one is not listed.

XB seg-no word-no

Loads temporary base register with segment number $\underline{seg-no}$ and word number word-no.

XREGISTER value

Loads the X register with <u>value</u> -- for example, before executing a RUN subcommand or doing an effective address calculation.

YREGISTER value

Loads value into the Y index register.

ZERO [location]

Removes the breakpoint at the specified <u>location</u>.

If location is omitted, Z removes the breakpoint at the current program-counter location. (P will show the current location.)

Using IPSD

The following sections describe IPSD, its features that are not found in VPSD, and how to use it. Also found here is information on the use and purpose of IPSD0 and IPSD16. These two utilities provide the same level of support for segment 4000 programs and data as is currently found in VPSD and VPSD16.

IPSD is an extension of VPSD that supports the debugging of I mode programs. IPSD can be used on both SEG runfiles EPF runfiles. It supports the V mode quad instructions and all of I mode. (This includes GRR, 32IX, and the I mode instructions added for C support.) IPSD also contains some additional features that improve upon VPSD's user interface. Since the IPSD user interface is nearly identical to that of VPSD, only the differences between VPSD and IPSD are described.

When IPSD is invoked, an outer shell interprets the command line, maps in the user program, and then invokes the actual IPSD debugger. The shell passes command lines to the user program and can provide for the execution of the user program as a command function if so desired.

Invoking IPSD

IPSD is invoked like any other command. Its usage is as follows:

IPSD [pathname] [program_command_line] [-FCN]

Where:

<u>pathname</u> is the pathname of an EPF or segdir program to be mapped in and executed under IPSD. The .RUN and .SEG suffixes are optional.

program_command_line is the command line expected by the program. (See the sections below on passing user program command lines.)

The -FCN option instructs IPSD to execute the user program as an EPF command function. (See the section below on execution as a command function.)

Invoking IPSD With No Arguments: If IPSD is invoked with no arguments, then the debugger is merely started up and no user program is mapped in. The initial register settings are as follows:

PB = 4000/0 LB = current LB SB = current SB XB = 7777/0 <u>Passing Commandlines</u> to an EPF User Program: IPSD will pass a command line to the user program if requested by the user. The user can request this by specifying the command line as the program_command_line argument to the IPSD command. For example,

OK, ipsd my_prog.run foo bar -option a -option b

In this case, the program my_prog will be invoked with the command line foo bar -option a -option b.

IPSD assumes that an EPF requiring a command line receives this command line via the standard EPF method, i.e. as the first argument to the main entrypoint of the EPF program. If IPSD is invoked upon an EPF user program that expects at least 1 argument, then IPSD always expects the user to provide a command line for the user program. If the user does not supply a command line, IPSD will ask for one. For example, if my_prog is an EPF that expects 1 or more arguments to its main entrypoint, then this is what IPSD would do:

OK, ipsd my_prog.run

[IPSD Rev. 21.0.0 Copyright (c) Prime Computer, Inc. 1986]

\$ex Your EPF program accepts arguments, one probably being its command line argument. Enter your program's command line, if any. --->x y z (enter my_prog's command line)

In this example, the character string x y z would be passed as the first argument to my_prog. If my_prog does not care about the command line, enter a carriage return at the prompt.

Another possibility is that an EPF user program obtains its command line by calling RDTK\$\$. If IPSD is invoked on such a program with a user program command line, then IPSD will request reentry of the command line, since it must be provided interactively. For example, if my_prog is an EPF whose main entrypoint does not expect any arguments, this is what IPSD would do:

OK, <u>ipsd my_prog.run x y z</u>

[IPSD Rev. 21.0.0 Copyright (c) Prime Computer, Inc. 1986]

 $\frac{ex}{1}$ If your program requires a command line, then it obtains it by using RDTK\$\$. In this case, it must be entered interactively. Enter your program's command line, if any. --->x y z

In this example, the Primos routine COMANL is called in order to get the character string $\underline{x} \ \underline{y} \ \underline{z}$ into the command line buffer accessed by RDTK\$\$. That is why the command line must be entered interactively.

<u>Passing Commandlines to a Seg Runfiles</u>: IPSD has no way of knowing whether or not a seg runfile requires a command line. For this reason, if the user program is a seg runfile, IPSD will always ask the user for a command line whether or not one is actually required. Here is an example of executing a seg runfile under IPSD:

OK, <u>ipsd my_prog.seg</u>

[IPSD Rev. 21.0.0 Copyright (c) Prime Computer, Inc. 1986]

 $\frac{ex}{ex}$ Enter your program's command line, if any. --->x y z

If my_prog, indeed, required a command line, then the character string x y z would be made available to it via the RDTK\$\$ interface. If my_prog did not require a command line, enter a carriage return.

If you mistakenly try to supply a seg runfile with a command line via the IPSD command, then IPSD will do this:

OK, ipsd my_prog.seg x y z

[IPSD Rev. 21.0.0 Copyright (c) Prime Computer, Inc. 1986]

<u>Sex</u> If your program requires a command line, then it obtains it by using RDTK\$\$. In this case, it must be entered interactively. Enter your program's command line, if any. --->x y z

As stated earlier, a command line to a seg runfile must be supplied interactively. That is why IPSD asks the user to reenter the command line.

Executing an EPF Program as a Command Function: IPSD can be instructed to invoke an EPF program as a command function. The specification of the -FCN command line option to IPSD causes this to occur.

When -FCN is specified, the COM_PROC_FLAGS argument to the main entrypoint of the EPF has the .COMMAND_FUNCTION_CALL flag set to 1.

Note

A seg runfile cannot be called as a command function.

Features Supported by IPSD But Not VPSD

The items described in the following sections are IPSD extensions over those described previously for VPSD.

<u>Instructions and Instruction Sets</u>: IPSD supports the V mode quad precision floating point instructions and all of the I-mode instruction set. This includes GRR, 32IX, and the instructions added for C language support.

The MOde Subcommand:

IPSD supports the subcommand MO D32I to set the current address mode to I mode. If IPSD is invoked without specifying a user program, then the address mode defaults to I mode. Otherwise, the address mode is that of the user program's main program block.

I-Mode Breakpoints:

IPSD supports two types of breakpoints, V-mode and I-mode. The nature of the breakpoints is determined by the address mode in effect when the EX (execute), PR (proceed), or R (run) subcommand is given.

<u>Note</u>

An I-mode breakpoint occupies two words, while a V-mode breakpoint occupies only one word. For this reason, you must exercise care in the placement of breakpoints in I-mode programs. You must avoid placing an I-mode breakpoint such that control could be transferred from any other part of the program to the second word of the breakpointed instruction.

Preservation of Breakpoints After PRoceed Subcommand:

As in VPSD, IPSD removes the current breakpoint before allowing execution to continue. However, IPSD removes that breakpoint only temporarily. It is automatically re-inserted when the next breakpoint is encountered.

The P (Print) Subcommand:

When in I mode, the keys and the general and floating point registers are displayed in response to the P (print) command. For the general registers, the two halves are shown as halfword octal numbers, followed by the fullword octal contents of the register (leading zeros are suppressed). Two registers are displayed per line, thus:

GR0= 0 0 0 GR1= 177777 177772 3777777772

The floating point registers are each shown as four halfword octal numbers followed by the decimal value of the register contents. One register is displayed per line:

FR0= 104121 165605 17270 202 -0.3740000000000 0001

When in V mode, the registers are displayed as in VPSD, except that the floating point register is also shown using the format described in the preceding paragraph.

The FR, GR, and HR Subcommands:

These subcommands permit the display and setting of the floating point, general, and half registers. The following sample dialogues illustrate

their use. Underlined entries show what you type to specify the register to display and to set register contents; <u>/</u> terminates each subcommand, returning you to the VPSD prompt.

\$ FR 1<CR> FR1= 0 0.000000000000 12.5<CR> 0 0 0 FR0 =0 0.000000000000 -3.74<CR> 0 0 0 FR1= 62000 0.1250000000000 0002 <CR> 0 0 204 FR0= 104121 165605 17270 202 -0.3740000000000 0001 / Ŝ \$ GR 1<CR> R1 0 177772<CR> 12<CR> R2 0 ~ R3 0 R2 12 ^^ R1 177772 / Ŝ \$ GR 5<CR> R5 123456 <CR> R6 0 123456<CR> R7 0 ^ R6 123456 / \$ \$ HR 1<CR> H1 0 177777<CR> H2 0 ^ ні 177777 <u>/</u> \$ \$ P<CR> K = 100000 GR1= 177777 177772 3777777772 GR0 =0 0 GR2= 0 12 12 GR3= 0 0 0 GR4 =0 0 0 GR5= 0 123456 123456 GR6= 0 123456 123456 GR7= 0 0 0 FR0= 104121 165605 17270 202 -0.37400000000000 0001 0.1250000000000E 0002 FR1= 62000 0 0 204

Recognition of Erase and Kill Characters:

IPSD recognizes the Erase and Kill characters, as long as they occur before a line terminator such as <CR>, ?, /, @, =, !, (,), \, or ^. Note that the question-mark cannot be used as a line terminator when it has been defined to be the line kill character.

Use With CPL or COMINPUT Files:

IPSD can be invoked from within a CPL program or a COMINPUT file.

Default Arguments for D (Dump):

The D (dump) subcommand in IPSD has default arguments. If the third argument (number of words per line) is omitted, the dump will show three locations on one line when in symbolic mode, and eight locations on a line otherwise. If the second argument (dump-to address) is also omitted or is zero, '100 locations are dumped. If the first argument (dump-from address) is also omitted or is zero, dumping starts at the location last accessed. To start dumping at location '0000000, use a first argument of zero and a non-zero second argument.

Immediate Operands for I-mode Memory Reference Instructions:

In denoting immediate operands in I-mode, it is necessary to use the left bracket instead of an equal sign. For example,

L 2,[123L

will be interpreted as L 2,=123L.

Immediate operands of MRGR-type instructions must be in octal. Immediate operands of MRFR-type instructions must be in decimal. The latter are converted to sixteen-bit values in which the right byte represents the characteristic. Thus, only seven significant bits of the mantissa are kept, with the remaining bits truncated. For example:

FL 1, [2.015625

will be interpreted as FL 1,=40202F, although the correct octal encoding of 2.015625 would have a mantissa of '402 and a characteristic of '202.

Restrictions

If IPSD is to be run on a seg runfile, then that runfile cannot use segments 4000 or 4037. Segment 4000 is reserved for IPSD itself. Segment 4037 is reserved for IPSD's stack extension.

IPSD0 and IPSD16

IPSD0 and IPSD16 are two utilities that offer some assistance in diagnosing problems in programs that need to reside in or use data in segment 4000. These utilities are not useful for controlling the execution of a program, but they can aid in the debugging task by enabling you to inspect data in segment 4000 without overwriting it.

IPSD0 is loaded below 4000/160000 and, therefore, is used to inspect data above 4000/160000.

IPSD16 is loaded above 4000/160000 and, therefore, is used to inspect data below 4000/160000.

Usage:

IPSD0

IPSD16

Their subcommand interfaces are the same as IPSD's. Upon invocation, IPSD0 and IPSD16 merely start up and enter an interactive mode. The initial register settings are as follows:

PB = 4000/0 LB = current LB SB = current SB XB = undefined \mathbf{C}

Appendices

A Assembler Error Messages

Table A-1 on the following pages lists the messages that the assembler can display in response to syntax and other error conditions encountered during an assembly.

Table A-1 Assembler Error Messages

- C00: INSTRUCTION IMPROPERLY TERMINATED
- F00: ILLEGAL TERMINATOR ON ARGUMENT # EXPRESSION
- F01: UNRECOGNIZED OPERATOR IN EXPRESSION
- F02: FAIL PSEUDO-OP ENCOUNTERED
- F03: OPERAND FIELD EMPTY; OPERAND REQUIRED
- G00: GO-TO OR BACK-TO USED OUTSIDE OF MACRO OR ARGUMENT IS NOT SYMBOL
- G01: END/ENDM PSEUDO-OP IS WITHIN GO-TO OR BACK-TO SKIP AREA
- 100: TAG MODIFIER ILLEGAL ON GENERIC, I/O, OR SHIFT INSTRUCTION
- 101: TAG MODIFIED NOT PERMITTED ON 321 MODE FIELD INSTRUCTION
- 103: CAN'T MAKE THIS INSTRUCTION SHORT (#)
- 104: ILLEGAL TAG MODIFIED FIELD ON 64V MODE LDX CLASS INSTRUCTION
- 105: TAG MODIFIED FIELD NOT PERMITTED ON 64V MODE BRANCH INSTRUCTION
- 106: ILLEGAL INDIRECT OR INDEX SPECIFICATION WITH COMMON/EXTERNAL SYMBOL
- 107: INDEX SPECIFIED INVALID WITH AP/IP PSEUDO-OP
- 108: TAG MODIFIED FIELD NOT PERMITTED ON 321 MODE BRANCH INSTRUCTION
- L00: IMPROPER LABEL (CONSTANT OR TERMINATOR IN LABEL FIELD)
- L01: EXTERNAL VARIABLE DISALLOWED IN LITERAL
- L02: ILLEGAL ARGUMENT IN EQU, SET, OR XSET
- M00: SYMBOL MULTIPLY DEFINED
- NOO: 'END' STATEMENT ENCOUNTERED WITHIN MACRO OR IF

A-2

Table A-1 (continued) Assembler Error Messages

- 000: UNRECOGNIZED OPCODE OR 321-ONLY OPCODE IN NON-321 MODE
- 001: THIS MEMORY REFERENCE INSTRUCTION ONLY PERMITTED IN 64V MODE
- 002: THIS MEMORY REFERENCE INSTRUCTION ONLY PERMITTED IN S/R MODE
- **P00: MISMATCHED PARENTHESIS**
- Q00: AP ONLY PERMITTED IN 64V/32I MODE
- Q01: IP ONLY PERMITTED IN 64V/32I MODE
- Q02: ENDM PSEUDO-OP DISALLOWED OUTSIDE OF MACRO DEFINITION
- R00: ARITHMETIC STACK OVERFLOW: REDUCE THE COMPLEXITY OF THE EXPRESSION AND TRY AGAIN
- R01: MULTIPLY DEFINED MACRO OR MACRO NAME FIELD EMPTY
- S00: INSTRUCTION REQUIRES DESECTORIZATION ('LOAD' MODE)
- S01: INDIRECT DAC DISALLOWED IN C64R MODE
- S02: 64V INSTRUCTION DISALLOWED IN C64R MODE
- T00: SYNTAX ERROR IN 321 MODE TAG MODIFIED FIELD
- U00: UNDEFINED SYMBOL IN ADDRESS FIELD OR EXPRESSION
- U01: UNDEFINED SYMBOL IN 'ORG' OR 'SETB'
- V01: CONTENTS OF BIT FIELD OUT OF RANGE
- V02: UNRECOGNIZED OPERATOR IN EXPRESSION
- V03: FUNCTION CODE OR DEVICE ADDRESS OUT OF RANGE IN I/O INSTRUCTION
- V04: SHIFT COUNT OUT OF RANGE IN SHIFT INSTRUCTION
- V05: NO COMMA FOLLOWS FAR SPECIFICATION IN FIELD ADDRESS INSTRUCTION

Table A-1 (continued) Assembler Error Messages

- V06: NO COMMA FOLLOWS REGISTER # IN 32I MODE REGISTER GENERIC
- V07: NO COMMA FOLLOWS REGISTER # IN 321 MODE FLOATING PT REGISTER GENERIC
- V08: NO COMMA FOLLOWS REGISTER # IN 32I MODE BIT TEST INSTRUCTION
- V09: NO COMMA FOLLOWS BIT # IN 32I MODE BIT TEST INSTRUCTION
- V10: BAD DELIMITER IN 32I MODE GENERAL REGISTER MEMORY REFERENCE INSTRUCTION
- V11: BAD DELIMITER IN 32I MODE SHIFT INSTRUCTION
- V12: BAD SHIFT COUNT IN 32I MODE SHIFT INSTRUCTION
- V13: ILLEGAL TAG MODIFIED FIELD FOR 32I MODE SHIFT INSTRUCTION
- V14: BAD DELIMITER FOLLOWS REGISTER # IN 32I MODE PIO INSTRUCTION
- V15: LABEL REQUIRED ON DFTB/DFVT PSEUDO-OP
- V16: OPEN PARENTHESIS MISSING ON DFTB/DFVT ARGUMENT
- V17: CLOSE PARENTHESIS MISSING ON DFTB/DFVT ARGUMENT
- V18: LABEL REQUIRED ON IFTF, IFTT, IFVT, IFVF PSEUDO-OP
- V19: SYMBOL NOT FOUND IN IFTF, IFTT, IFVT, IFVF PSEUDO-OP
- V20: ABS/REL PSEUDO-OP ILLEGAL IN SEG/SEGR MODE
- V21: SEG/SEGR PSEUDO-OP SPECIFIED AFTER CODE HAS BEEN GENERATED
- V22: PROC/LINK SPECIFICATION ONLY ALLOWED IN SEG/SEGR MODE
- V23: FIELD OUT OF RANGE IN DDM PSEUDO-OP
- V24: ILLEGAL ARGUMENT FOLLOWS 'EXT' PSEUDO-OP
- V25: 'END' PSEUDO-OP ENCOUNTERED WITHIN MACRO

Table A-1 (continued) Assembler Error Messages

- V26: SYNTAX ERROR IN DYMN PSEUDO-OP ARGUMENT(S)
- V27: ILLEGAL ARGUMENT FOLLOWS SUBR/ENT PSEUDO-OP
- V28: 16 BITS NOT DEFINED BY VFD PSEUDO-OP (UNDEFINED BITS SET TO 0)
- V29: OPERAND MISSING OR UNRECOGNIZED OPERATOR IN EXPRESSION
- V30: UNTERMINATED CHARACTER STRING
- V31: VALUE OVERFLOW IN FLOATING POINT NORMALIZE
- V32: VALUE OVERFLOW IN FLOATING POINT (RE-)NORMALIZE
- V33: SIGNIFICANCE LOST IN SCALED BINARY DATUM
- V34: FLOATING POINT VALUE OUT OF RANGE
- V35: 'BCI' PSEUDO-OP REPEAT COUNT ERROR
- V36: ILLEGAL SYMBOL TYPE IN 'BCI' REPEAT COUNT SPECIFICATION
- V37: 'CALL' PSEUDO-OP FOLLOWED BY CONSTANT OR TERMINATOR
- V38: BAD ADDRESS FIELD FOLLOWING 'COMN' PSEUDO-OP
- V39: ILLEGAL REPEAT COUNT IN DATA DEFINITION PSEUDO-OP
- V40: ILLEGAL ARGUMENT FOLLOWS DEC/OCT PSEUDO-OP
- V41: RLIT SPECIFIED AFTER CODE HAS BEEN GENERATED
- V42: WCS ENTRANCE OUT OF RANGE MUST BE 0-63
- V43: SYML NOT PERMITTED AFTER CODE HAS BEEN GENERATED
- V44: SYML ONLY PERMITTED IN SEG/SEGR MODE
- V45: IMPROPER ARGUMENT TO SEG OR SEGR PSEUDO-OP
- V46: INVALID ESCAPE CODE IN CHARACTER STRING
- V47: CHARACTER STRING TOO LONG
- V48: WARNING: NUMERIC CONSTANT CHARACTER NOT AFFECTED BY ASCII-8 SWITCH

Table A-1 (continued) Assembler Error Messages

- X00: 321 MODE REGISTER SPECIFICATION ERROR
- Y00: PHASE ERROR THE VALUE OF THE SYMBOL DEFINED ABOVE DIFFERS BETWEEN PASS 1 AND PASS 2
- Z00: ILLEGAL ABSOLUTE REFERENCE IN SEG/SEGR MODE
- Z01: ABSOLUTE REFERENCE OUTSIDE OF 0-7 DISALLOWED IN SEG/SEGR MODE
- Z02: ABSOLUTE REFERENCE IN AP/IP DISALLOWED
- Z03: ONLY 1 EXTERNAL NAME IS ALLOWED WITHIN AN EXPRESSION
- Z04: THE MODE ASSOCIATED WITH THE RESULT OF THE EXPRESSION IS ILLEGAL WITH THE SPECIFIED INSTRUCTION
- Z05: THE RESULTANT MODE OF THIS EXPRESSION IS ILLEGAL WHEN USED WITH THE SPECIFIED OPCODE OR PSEUDO-OP
- Z06: MORE THAN 1 OPERAND IS NON ABS/REL OR THE RIGHT-HAND OPERAND IS NON ABS/REL
- 207: AN EXTERNAL NAME IS NOT PERMITTED
- Z08: NON-16-BIT INTEGER IS ILLEGAL IN AN EXPRESSION

Second Edition

B Instruction Summary Chart

This appendix consists of a summary chart of the V mode and I mode instruction sets. Each instruction's mnemonic operation code is followed by its octal code, format, functional group, addressing mode, CBIT, LINK, and condition code information, and a phrase describing its function.

The columns in each chart are as follows:

R Restrictions:

E

Mnem A mnemonic name recognized by the assembler.

Opcode Octal operation code portion of the instruction.

RI Register (R) and Immediate (I) forms, if available.

Form

Format of instruction:

Mnemonic Definition AP Address Pointer Branch BRAN Character CHAR DECI Decimal GEN Generic General Register -- non Memory Reference GR IBRN I Mode Branch Memory Reference -- Non I Mode MR Memory Reference -- Floating Register MRFR Memory Reference -- General Register MRGR Memory Reference -- Non Register MRNR PIO Programmed I/O RGEN Register Generic SHFT Shift

Func Function of instruction:

Mnemonic	Definition						
ADMOD	Addressing Mode						
BRAN	Branch						
CHAR	Character						
CLEAR	Clear Field						
CPTR	C Language Pointer						
DECI	Decimal Arithmetic						
FIELD	Field Register						
FLPT	Floating Point Arithmetic						
GRR	General Register Relative						
INT	Integer						
INTGY	Integrity						
IO	Input/Output						
KEYS	Keys						
LOGIC	Logical Operations						
LTSTS	Logical Test and Set						
MCTL	Machine Control						
MOVE	Move						
PCTLJ	Program Control and Jump						
PRCEX	Process Exchange						
OUEUE	Queue Control						
SHIFT	Register Shift						
SKIP	Skip						
Q	F						

Second Edition

Mode Addressing modes of instructions:

Mode	Name
v	64V
I	321
VI	64V or 32I
IX	32IX

CL

How instruction affects the CBIT and LINK.

Code	Definition
00000	POLITICIO

-	CBIT and LINK are unchanged
1	CBIT = unchanged; LINK = carry
2	CBIT = overflow status; LINK = carry
3	CBIT = overflow status; LINK = indeterminate
4	CBIT and LINK = shift extension
5	CBIT = result; LINK = indeterminate
6	CBIT and LINK are indeterminate
7	CBIT and LINK are loaded by the instruction
8	CBIT = result; LINK = unchanged
9	CBIT = unchanged; LINK = indeterminate
*	CBIT and LINK values vary among processors;
	see individual instruction description

CC

How instruction affects the condition codes.

Code Definition

- Condition cod	les are unchanged.
-----------------	--------------------

- 1 Condition codes are set to reflect the result
 - of arithmetic operation or compare.
- 4 Condition codes are set to reflect result of
 - branch, compare, or logicize operand state.
- 5 Condition codes are indeterminate.
- 6 Condition codes are loaded by instruction.
- 7 Condition codes show special results for this instruction.
- Description A brief description of the instruction. For I-mode register operations, an <u>R</u> designates a full (32-bit) register; an <u>r</u> designates a half (16-bit) register.

Table B-1 Instruction Summary

R	Mnem	Opcode	RI	Form	Func	Mode	CL	cc	Description
	A1A	141206		GEN	INT	v	2	1	Add One to A
	A2A	140304		GEN	INT	v	2	1	Add Two to A
	A	02	RI	MRGR	INT	I	2	1	Add Fullword
	ABQ	141716		AP	QUEUE	V	-	7	Add Entry to Bottom of Queue
	ABQ	134		AP	QUEUE	I	-	7	Add Entry to Bottom of Queue
	ACA	141216		GEN	INT	v	2	1	Add CBIT to A
	ACP	55	RI	GR	CPTR	IX	-	-	Add C Pointer
	ADD	06		MR	INT	v	2	1	Add
	ADL	06 03		MR	INT	v	2	1	Add Long
	ADLL	141000		GEN	INT	v	2	1	Add LINK to L
	ADLR	014		RGEN	INT	I	2	1	Add LINK to R
	AH	12	RI	MRGR	INT	I	2	1	Add Halfword
	AIP	75		MRGR	GRR	IX	2	1	Add Indirect Pointer
	ALFA O	001301		GEN	FIELD	v	6	-	Add L to FAR 0
	ALFA 1	001311		GEN	FIELD	v	6	-	Add L to FAR 1
	ALL	0414XX		SHFT	SHIFT	v	4	-	A Left Logical
	ALR	0416XX		SHFT	SHIFT	v	4	-	A Left Rotate
	ALS	0415XX		SHFT	SHIFT	v	3	-	A Arithmetic Left Shift
	ANA	03		MR	LOGIC	v	-		AND to A
	ANL	03 03		MR	LOGIC	v	-	-	AND to A Long
	ARFA O	161		RGEN	FIELD	I		-	Add R to FAR 0
	ARFA 1	171		RGEN	FIELD	I	-	-	Add R to FAR 1
	ARGT	000605		GEN	PĆTLJ	VI	6	5	Argument Transfer
	ARL	0404XX		SHFT	SHIFT	v	4	-	A Right Logical
	ARR	0406XX		SHFT	SHIFT	v	4	-	A Right Rotate
ŀ	ARS	0405XX		SHFT	SHIFT	v	4	-	A Arithmetic Right Shift
	ATQ	141717		AP	QUEUE	v	-	7	Add Entry to Top of Queue
	ATQ	135		AP	QUEUE	I	-	7	Add Entry to Top of Queue
	BCEQ	141602		BRAN	BRAN	VI	-	-	Branch on Condition Code EQ
	BCGE	141605		BRAN	BRAN	VI	-	-	Branch on Condition Code GE
	BCGT	141601		BRAN	BRAN	VI	-	-	Branch on Condition Code GT
	BCLE	141600		BRAN	BRAN	VI	-	-	Branch on Condition Code LE
	BCLT	141604		BRAN	BRAN	VI	-	-	Branch on Condition Code LT
	BCNE	141603		BRAN	BRAN	VI	-	-	Branch on Condition Code NE
	BCR	141705		BRAN	BRAN	VI	-	-	Branch on CBIT Reset to 0

Table B-1 (Continued) Instruction Summary

	R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
Γ		BCS	141704		BRAN	BRAN	VI	_	-	Branch on CBIT Set to 1
		BDX	140734		BRAN	BRAN	v	-	-	Branch on Decremented X
		BDY	140724		BRAN	BRAN	v	-	-	Branch on Decremented Y
		BEQ	140612		BRAN	BRAN	v	-	4	Branch on A Equal to 0
L		BFEQ	141612		BRAN	BRAN	v	-	4	Branch on F Equal to 0
Ĺ		BFEQ	122		IBRN	BRAN	I	-	4	Branch on F Equal to 0
		BFGE	141615		BRAN	BRAN	v	-	4	Branch on F Greater Than or Equal to 0
		BFGE	125		IBRN	BRAN	I	-	4	Branch on F Greater Than or Equal to 0
		BFGT	141611		BRAN	BRAN	v	-	4	Branch on F Greater Than 0
		BFGT	121		IBRN	BRAN	I	-	4	Branch on F Greater Than 0
		BFLE	141610		BRAN	BRAN	v	-	4	Branch on F Less Than or Equal to 0
		BFLE	120		IBRN	BRAN	I	-	4	Branch on F Less Than or Equal to 0
		BFLT	141614		BRAN	BRAN	v	-	4	Branch on F Less Than 0
		BFLT	124		IBRN	BRAN	I	-	4	Branch on F Less Than 0
		BFNE	141613		BRAN	BRAN	v	-	4	Branch on F Not Equal to 0
		BFNE	123		IBRN	BRAN	I	-	4	Branch on F Not Equal to 0
		BGE	140615		BRAN	BRAN	v	-	4	Branch on A Greater Than or Equal to 0
		BGT	140611		BRAN	BRAN	v	-	4	Branch on A Greater Than 0
		BHD1	144		IBRN	BRAN	I	-	-	Branch on r Decremented by 1
l		BHD2	145		IBRN	BRAN	I	-	-	Branch on r Decremented by 2
		BHD4	146		IBRA	BRAN	I	-	-	Branch on r Decremented by 4
1		BHEQ	112		IBRN	BRAN	I	_	4	-
1		BHGE	115		IBRN	BRAN	I	_	4	Branch on r Greater Than
									-	or Equal to 0
		BHGT	111		IBRN	BRAN	I	-	4	Branch on r Greater Than 0
		BHI1	140		IBRN	BRAN	I	-	-	Branch on r Incremented by 1
		BHI2	141		IBRN	BRAN	I	-	-	Branch on r Incremented by 2

Г

٦

Table B-1 (Continued) Instruction Summary

	R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
		BHI4	142		IBRN	BRAN	I	-	-	Branch on r Incremented by 4
		BHLE	110		IBRN	BRAN	I	-	4	-
Ł		BHLT	114		IBRN	BRAN	I	-	4	Branch on r Less Than 0
		BHNE	113		IBRN	BRAN	I	-	4	Branch on r Not Equal to 0
		BIX	141334		BRAN	BRAN	v	-		
L		BIY	141324		BRAN	BRAN	v	-	-	Branch on Incremented Y
Į		BLE	140610		BRAN	BRAN	v	-	4	or Equal to 0
ł		BLEQ	140702		BRAN	BRAN	v	-	4	1
		BLGE	140615		BRAN	BRAN	v	-	-	Branch on L Greater Than or Equal to 0
		BLGT	140701		BRAN	BRAN	v	-	4	Branch on L Greater Than 0
		BLLE	140700		BRAN	BRAN	v	-	4	Branch on L Less Than or Equal to 0
L		BLLT	140614		BRAN	BRAN	v	-	4	Branch on L Less Than 0
		BLNE	140703		BRAN	BRAN	v	-	4	Branch on L Not Equal to 0
		BLR	141707		BRAN	BRAN	VI	-	-	Branch on LINK Reset to 0
		BLS	141706		BRAN	BRAN	VI	-		Branch on LINK Set to 1
		BLT	140614		BRAN	BRAN	v			Branch on A Less Than 0
		BMEQ	141602		BRAN	BRAN	VI	-		Condition EQ
		BMGE	141706		BRAN	BRAN	VI	-	-	Branch on Magnitude Condition GE
		BMGT	141710		BRAN	BRAN	VI	-	-	Branch on Magnitude Condition GT
ļ		BMLE	141711		BRAN	BRAN	VI	-	-	Branch on Magnitude Condition LE
		BMLT	141707		BRAN	BRAN	VI	-	-	Branch on Magnitude Condition LT
		BMNE	141603		BRAN	BRAN	VI	_	-	Branch on Magnitude Condition NE
		BNE	140613		BRAN	BRAN	v	-	4	Branch on A Not Equal to 0
		BRBR	040-07		IBRN	BRAN	I	-	-	Reset to 0
		BRBS	000-03		IBRN	BRAN	I	-	-	Branch on Register Bit Set to 1
		BRD1	134		IBRN	BRAN	I	-	-	Branch on R Decremented by 1

Table B-1	(Continued)
Instructi	on Summary

R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
	BRD2	135		IBRN	BRAN	I		-	Branch on R Decremented by 1
	BRD4	136		IBRN	BRAN	I	-	-	Branch on R Decremented by 4
	BREQ	102		IBRN	BRAN	I	-	4	Branch on R Equal to 0
	BRGE	105		IBRN	BRAN	I	-	4	Branch on R Greater Than or Equal to 0
	BRGT	101		IBRN	BRAN	I	-	4	Branch on R Greater Than 0
	BRI1	130		IBRN	BRAN	I	-	-	Branch on R Incremented by 1
	BRI2	131		IBRN	BRAN	I	-	-	Branch on R Incremented by 2
	BRI4	132		IBRN	BRAN	I	-	-	Branch on R Incremented by 4
ſ	BRLE	100		IBRN	BRAN	I	-	4	Branch on R Less Than or Equal to 0
	BRLT	104		IBRN	BRAN	I	-	4	Branch on R Less Than 0
n	BRNE	103		IBRN	BRAN	I	-	4	Branch on R Not Equal to 0
	с	61	RI	MRGR	INT	I	1	1	Compare Fullword
	CAL	141050		GEN	CLEAR	v	-	-	Clear A Left Byte
i i	CALF	000705		AP	PCTLJ	VI	6	5	Call Fault Handler
	CAR	141044		GEN	CLEAR	v		-	Clear A Right Byte
	CAS	11		MR	SKIP	v	1	1	Compare A and Skip
	CAZ	140214		GEN	SKIP	v	1	1	Compare A with 0
	CCP	45	R	GR	CPTR	IX	-	1	Compare C Pointer
	CGT	001314		GEN	BRAN	v	6	5	Computed GOTO
ľ	CGT	026		RGEN	BRAN	I	6	5	Computed GOTO
	СН	71	RI	MRGR	INT	I	1	1	Compare Halfword
	CHS	140024		GEN	INT	v	-	-	Change Sign
	CHS	040		RGEN	INT	I	-	-	Change Sign
	CLS	11 03		MR	LOGIC	v	1	1	Compare L and Skip
	CMA	140401		GEN	LOGIC	v	-	-	Complement A
	CMH	045		RGEN	LOGIC		-	-	Complement r
	CMR	44		RGEN	LOGIC		-	-	Complement R
	CR	056		RGEN	CLEAR		-	-	Clear R to 0
	CRA	140040		GEN	CLEAR		-	-	Clear A to 0
	CRB	140015		GEN	CLEAR		-	-	Clear B to 0
	CRBL	062		RGEN	CLEAR	I	-	-	Clear R High Byte 1 (Bits 1-8)
	CRBR	063		RGEN	CLEAR	I	-	-	Clear R High Byte 2 (Bits 9-16)
	CRE	141404		GEN	CLEAR	v	-	-	Clear E to O
	CRHL	054		RGEN	CLEAR		-	-	Clear R Left Halfword

Table B-1 (Continued) Instruction Summary

	R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
		CRHR	055		RGEN	CLEAR		-	-	Clear R Right Halfword
		CRL	140010		GEN	CLEAR		-	-	Clear L to 0
		CRLE	141410		GEN	CLEAR		-	-	Clear L and E to 0
		CSA	140320		GEN	MOVE	V	5	-	Copy Sign of A
l		CSR D	041 62	RI	RGEN	MOVE	I	5		Copy Sign of R Divide Fullword
L		_	62 106	RI	MRGR	INT	I I	3	5 	
ľ		DBLE	100		RGEN	FLPT	T	-	-	Convert Single to Double Precision Floating
L		DCP	160		RGEN	CPTR	IX	_	-	Decrement C Pointer
		DFA	15,17	RI	MRFR	FLPT	I	3	5	Double Precision
			•							Floating Add
L		DFAD	06 02		MR	FLPT	v	3	5	Double Precision
1										Floating Add
		DFC	05,07	RI	MRFR	FLPT	I	-	1	Double Precision
L										Floating Compare
		DFCM	140574		GEN	FLPT	v	3	5	Double Precision
										Floating Complement
I		DFCM	144		RGEN	FLPT	I	3	5	Double Precision
L										Floating Complement
		DFCS	11 02		MR	FLPT	v	6	5	Double Precision
L										Floating Compare
										and Skip
		DFD	31,33	RI	MRFR	FLPT	I	3	5	Double Precision
ł										Floating Divide
1		DFDV	17 02		MR	FLPT	v	3	5	Double Precision
L							_			Floating Divide
I		DFL	01,03	RI	MRFR	FLPT	I	-	-	Double Precision
T			00.00		ND.					Floating Load
I		DFLD	02 02		MR	FLPT	v	-	-	Double Precision
I		DELV	15 00		MD	ת זים	17			Floating Load Double Precision
		DFLX	15 02		MR	FLPT	v	-	-	Floating Load Index
		DFM	25,27	RI	MRFR	FLPT	I	3	5	Double Precision
		DIH	23121	1/1	FILLE IV		-	5	5	Floating Multiply
		DFMP	16 02		MR	FLPT	v	3	5	Double Precision
							•	Ĵ	Ū	Floating Multiply
1		DFS	21,23	RI	MRFR	FLPT	I	3	5	Double Precision
l			,					2	-	Floating Subtract
		DFSB	07 02		MR	FLPT	v	3	5	Double Precision
										Floating Subtract
		DFST	04 02		MR	FLPT	v	-	-	Double Precision
										Floating Store
		DFST	11,13		MRFR	FLPT	I	-	-	Double Precision
										Floating Store
		DH	72	RI	MRGR	INT	I	3	5	Divide Halfword
l										

Table B-1 (Continued) Instruction Summary

DRNM140571GENFLPTVI85Double Round From Quad Towards Negative InfinityDRNP040301GENFLPTVI35Double Round From Quad Towards Positive Towards Positive Towards ZeroDRNZ040302GENFLPTVI35Double Round From Quad Towards ZeroDRX140210GENSKIPVDecrement and Replace I Towards ZeroDVL1703MRINTV35Divide LongE165000011GENADMODVIEnter 32RE322001013GENADMODVIEnter 32RE44R01011GENADMODVIEnter 32RE44R01011GENADMODVIEnter 44RE44R01011GENADMODVIEnter 64VE47A001300APFIELDVIEffective Address toEAFA101310APFIELDVIEffective Address to LEALB1302MRPCTLJVEffective Address to XEAXB1202MRPCTLJVEffective Address to XEAXB1202MRPCTLJVEffective Address to XEAXB1202MRPCTLJV		R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
DH2 131 RGEN INT I 2 1 Decrement r by 2 DIV 17 MR INT V 3 5 Divide DM 60 MRNR INT I 1 Decrement Memory Fullword DMH 70 MRNR INT I 2 1 Decrement Memory Halfword DR1 124 RGEN INT I 2 1 Decrement R by 1 DR1 125 RGEN INT I 2 1 Decrement R by 2 DRN 040300 GEN FLPT VI 8 5 Double Round From Quad DRNP 040301 GEN FLPT VI 3 5 Double Round From Quad DVL DRNZ 040302 GEN SKIP V - Decrement and Replace 3 DVL 17.03 MR INT V 3 5 Divide Long E163<000111			DH1	130		RGEN	INT	I	2	1	Decrement r by 1
DIV 17 MR INT V 3 5 Divide DM 60 MRNR INT I - 1 Decrement Memory Fullword DMH 70 MRNR INT I - 1 Decrement Memory Halfword DR1 124 RGEN INT I 2 1 Decrement R by 1 DR2 125 RGEN INT I 2 1 Decrement R by 2 DRN 040300 GEN FLPT VI 3 5 Double Round From Quad Towards Negative Infinity DRNP 040301 GEN FLPT VI 3 5 Double Round From Quad Towards Positive Infinity DRN2 040302 GEN FLPT VI 3 5 Double Round From Quad Towards Zero DRX 140210 GEN ADMOD VI - Enter 32R Mode E321 001013 GEN ADMOD VI - Enter 32R Mode E322<	ľ		DH2	131		RGEN	INT	I		1	Decrement r by 2
DM 60 MRNR INT I - 1 Decrement Memory Fullword DMH 70 MRNR INT I - 1 Decrement Memory Halfword DR1 124 RGEN INT I 2 1 Decrement R by 1 DR1 125 RGEN INT I 2 1 Decrement R by 2 DRN 040300 GEN FLPT VI 3 5 Double Round From Quad DRNP 040301 GEN FLPT VI 3 5 Double Round From Quad Towards GEN FLPT VI 3 5 Double Round From Quad DRNP 040302 GEN FLPT VI 3 5 Double Round From Quad DVL 17 03 MR INT V 3 5 Double Round From Quad DVL 17 O3 MR INT V 3 5 Double Round From Quad						MR	INT			5	-
HalfwordDR1124RGENINTI21Decrement R by 1DR2125RGENINTI21Decrement R by 2DRN040300GENFLPTVI35Double Round From Quad Towards NegativeDRNM140571GENFLPTVI35Double Round From Quad Towards NegativeDRNP040301GENFLPTVI35Double Round From Quad Towards PositiveDRNZ040302GENFLPTVI35Double Round From Quad Towards PositiveDRX140210GENSKIPV-Decrement and Replace 12DVL1703MRINTV35Divide Long Towards ZeroDRX140210GENADMODVI-Enter 16S ModeE321001010GENADMOD <vi< td="">-Enter 32I ModeE322001013GENADMOD<vi< td="">-Enter 32R ModeE644001011GENADMOD<vi< td="">-Enter 64K ModeE647001300APFIELDVI-Effective Address toEAFA101130APFIELDVI-Effective Address toEALB13<02</vi<></vi<></vi<>				60		MRNR	INT	I	-	1	-
DR2125RGENINTI21Decrement R by 2DRN040300GENFLPTVI35Double Round From Quad Towards Negative InfinityDRNP040301GENFLPTVI35Double Round From Quad Towards Positive InfinityDRNP040302GENFLPTVI35Double Round From Quad Towards Positive InfinityDRNZ040302GENFLPTVI35Double Round From Quad Towards Positive InfinityDRNZ040302GENSKIPVDecrement and Replace 1DVL1703MRINTV35Divide Long E16SE16S000011GENADMODVIEnter 16SE32R001013GENADMODVIEnter 32RE44R001011GENADMODVIEnter 64ME47A0001300APFIELDVIEffective Address to FAR 1EAFA1001310APFIELDVIEffective Address to L EAFA 1EATNRPCTLJEAFA10111MRPCTLJVEffective Address to L EAREAR63MRGRPCTLJEffective Address to L EAREAXB1202MRPCTLJVEffective Address t			DMH	70		MRNR	INT	I	-	1	-
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			DR1	124		RGEN	INT	Ι	2	1	Decrement R by 1
DRNM140571GENFLPTVI85Double Round From Quad Towards Negative InfinityDRNP040301GENFLPTVI35Double Round From Quad Towards Positive InfinityDRNZ040302GENFLPTVI35Double Round From Quad Towards ZeroDRX140210GENSKIPVDecrement and Replace1DVL1703MRINTV35Divide LongE165000011GENADMODVIEnter 32RE165001010GENADMODVIEnter 32RE32R001013GENADMODVIEnter 32RE44R01011GENADMODVIEnter 44RE44R00010GENADMODVIEnter 64VE47A0001300APFIELDVIEffective Address toEAFA101310APFIELDVIEffective Address to LEALB1302MRPCTLJVEffective Address to XEAXB1202MRPCTLJVEffective Address to XEALB1302MRPCTLJVEffective Address to XEALB1202MRPCTLJVEffective Address to X<			DR2	125		RGEN	INT	I	2	1	Decrement R by 2
Towards Negative InfinityDRNP040301GENFLPTVI35Double Round From Quad Towards Positive InfinityDRNZ040302GENFLPTVI35Double Round From Quad Towards ZeroDRX140210GENSKIPVDecrement and Replace I Towards ZeroDVL1703MRINTV35Divide LongE165000011GENADMODVIEnter 32I ModeE321001010GENADMODVIEnter 32R ModeE322000013GENADMODVIEnter 32S ModeE44W000111GENADMODVIEnter 64W ModeE44V000100GENADMODVIEffective Address toEAFA 001300APFIELDVIEffective Address toEAFA 1001310APFIELDVIEffective Address to LEALB13<02	L		DRN	040300		GEN	FLPT	VI	3	5	Double Round From Quad
DRNP 040301 GEN FLPT VI 3 5 Double Round From Quad Towards Positive Infinity DRNZ 040302 GEN FLPT VI 3 5 Double Round From Quad Towards Zero DRX 140210 GEN SKIP V Decrement and Replace 1 DVL 17 03 MR INT V 3 5 Divide Long E16S 000011 GEN ADMOD VI Enter 32I Mode E32I 001010 GEN ADMOD VI Enter 32I Mode E32R 001013 GEN ADMOD VI Enter 32R Mode E44R 001011 GEN ADMOD VI Enter 32S Mode E64R 001011 GEN ADMOD VI Enter 64R Mode E64V 000010 GEN ADMOD VI Enter 64R Mode EAFA 0 001300 AP FIELD VI - Effective Address to FAR 0 EAFA 1 001310 AP FIELD VI - Effective Address to L EALB 13 02 MR PCTLJ V - Effective Address to L EAR 63 MRGR PCTLJ V - Effective Address to R EAXB 12 02 MR PCTLJ V - Effective Address to X EAXB 52 MRNR PCTLJ V - Effective Address to X EAXB 52 MRNR PCTLJ V - Effective Address to X R EIO 14 01 MR IO V - 7 Execute I/O R ENB 000401 GEN IO VI - Enable Interrupts (Motual) R ENBP 000402 GEN IO VI - Enable Interrupts			DRNM	140571		GEN	FLPT	VI	8	5	
DRNZ040302GENFLPTVI35Double Round From Quad Towards ZeroDRX140210GENSKIPVDecrement and Replace IDVL1703MRINTV35Divide LongE165000011GENADMODVIEnter 16SE321001010GENADMODVIEnter 32IE328001013GENADMODVIEnter 32RE440001011GENADMODVIEnter 64RE647000100GENADMODVIEnter 64REAFA 0001300APFIELDVIEffective Address toEAFA 1001310APFIELDVIEffective Address to LEALB1302MRPCTLJVEffective Address to LEALB1302MRPCTLJVEffective Address to LEAR63MRGRPCTLJIEffective Address to XEAXB52MRNRPCTLJVEffective Address to XEAXB52MRNRPCTLJIEffective Address to XEAXB52MRNRPCTLJIEffective Address to XREAXB52MRNRPCTLJIEffect			DRNP	040301		GEN	FLPT	VI	3	5	Double Round From Quad Towards Positive
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			DRNZ	040302		GEN	FLPT	VI	3	5	Double Round From Quad
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	L		DRX	140210		GEN	SKIP	v	-	_	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Ł								3		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	L										
E32R001013GENADMODVIEnter 32RModeE32S000013GENADMODVIEnter 32SModeE64R001011GENADMODVIEnter 64RModeE64V000010GENADMODVIEnter 64VModeEAFA 0001300APFIELDVIEffective Address toFAR 1001310APFIELDVIEffective Address to LEALB13 02MRPCTLJVEffective Address to LEALB13 02MRPCTLJVEffective Address to LEALB13 02MRPCTLJIEffective Address to LEALB13 02MRPCTLJIEffective Address to LEALB12 02MRPCTLJIEffective Address to XEAXB12 02MRPCTLJIEffective Address to XEAXB52MRNRPCTLJIEffective Address to XREIO14 01MRIOV-7Execute I/ORENB000401GENIOVIEnable Interrupts(Local)RENBL000401GENIOVIEnable Interrupts(Mutual)RENBP00				001010			ADMOD		_	_	Enter 32I Mode
E32S000013GENADMODVIEnter 32SModeE64R001011GENADMODVIEnter 64RModeE64V000010GENADMODVIEnter 64VModeEAFA 0001300APFIELDVIEffective Address toFAR 00APFIELDVIEffective Address toEAFA 1001310APFIELDVIEffective Address toEALB13<02	L								-	-	Enter 32R Mode
E64R001011GENADMODVIEnter 64R ModeE64V000010GENADMODVIEnter 64V ModeEAFA 0001300APFIELDVIEffective Address to FAR 0EAFA 1001310APFIELDVIEffective Address to FAR 1EAL01 01MRPCTLJVEffective Address to L EALBEALB13 02MRPCTLJVEffective Address to L EALBEALB42MRNRPCTLJVEffective Address to L EARBEAR63MRGRPCTLJIEffective Address to X EAXBEAXB12 02MRPCTLJVEffective Address to X EAXBEAXB52MRNRPCTLJIEffective Address to X EAXBREIO1401MRIOV-7Execute I/ORENB000401GENIOVIEnable Interrupts (Local)RENBH000400GENIOVIEnable Interrupts (Mutual)RENBP000402GENIOVIEnable Interrupts	L								_	_	Enter 32S Mode
E64V000010GENADMODVIEnter 64V ModeEAFA 0001300APFIELDVIEffective Address to FAR 0EAFA 1001310APFIELDVIEffective Address to FAR 1EAL01 01MRPCTLJVEffective Address to L EALBEALB13 02MRPCTLJVEffective Address to L EALBEALB42MRNRPCTLJIEffective Address to L EAREAR63MRGRPCTLJIEffective Address to L EARBEAXB12 02MRPCTLJIEffective Address to XI EAXBEAXB52MRNRPCTLJIEffective Address to XI EAXBREIO14 01MRIOV-7Execute I/ORENB000401GENIOVIEnable Interrupts (Local)RENBH000400GENIOVIEnable Interrupts (Mutual)RENBP000402GENIOVIEnable Interrupts							ADMOD	VI	_	_	Enter 64R Mode
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	L		E64V	000010		GEN	ADMOD		_	_	Enter 64V Mode
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			EAFA O	001300		AP	FIELD	VI	-	-	
EALB1302MRPCTLJVEffective Address to LiEALB42MRNRPCTLJIEffective Address to LiEAR63MRGRPCTLJIEffective Address to REAXB1202MRPCTLJIEffective Address to XEAXB52MRNRPCTLJIEffective Address to XREIO1401MRIOV-7Execute I/ORENB000401GENIOVIEnable InterruptsRENBL000400GENIOVIEnable InterruptsRENBM000402GENIOVIEnable InterruptsRENBP000402GENIOVIEnable Interrupts			EAFA 1	001310		AP	FIELD	VI	-	-	
EALB42MRNRPCTLJIEffective Address to LJEAR63MRGRPCTLJIEffective Address to REAXB1202MRPCTLJVEffective Address to XEAXB52MRNRPCTLJIEffective Address to XREIO1401MRIOV-7Execute I/OREIO34MRGRIOI-7Execute I/ORENB000401GENIOVIEnable InterruptsRENBL000400GENIOVIEnable InterruptsRENBM000400GENIOVIEnable InterruptsRENBP000402GENIOVIEnable Interrupts			EAL			MR	PCTLJ	v	-	-	
EAR63MRGRPCTLJIEffective Address to REAXB12 02MRPCTLJVEffective Address to XIEAXB52MRNRPCTLJIEffective Address to XIREIO14 01MRIOV-7Execute I/OREIO34MRGRIOI-7Execute I/ORENB000401GENIOVIEnable InterruptsRENBL000400GENIOVIEnable InterruptsRENBM000400GENIOVIEnable InterruptsRENBP000402GENIOVIEnable Interrupts			EALB	13 02		MR	PCTLJ	v	-	-	Effective Address to LB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ł					MRNR			-	-	
EAXB52MRNRPCTLJIEffective Address to XIREIO14 01MRIOV-7Execute I/OREIO34MRGRIOI-7Execute I/ORENB000401GENIOVIEnable InterruptsRENBL000401GENIOVIEnable InterruptsRENBM000400GENIOVIEnable InterruptsRENBP000402GENIOVIEnable InterruptsRENBP000402GENIOVIEnable Interrupts											Effective Address to R
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	L										
REIO34MRGRIOI-7Execute I/ORENB000401GENIOVIEnable InterruptsRENBL000401GENIOVIEnable InterruptsRENBM000400GENIOVIEnable InterruptsRENBM000400GENIOVIEnable InterruptsRENBP000402GENIOVIEnable Interrupts	L										
R ENB 000401 GEN IO VI - - Enable Interrupts R ENBL 000401 GEN IO VI - - Enable Interrupts R ENBM 000400 GEN IO VI - - Enable Interrupts R ENBM 000400 GEN IO VI - - Enable Interrupts (Mutual) R ENBP 000402 GEN IO VI - - Enable Interrupts											,
R ENBL 000401 GEN IO VI Enable Interrupts (Local) R ENBM 000400 GEN IO VI Enable Interrupts (Mutual) R ENBP 000402 GEN IO VI Enable Interrupts	1								-		
(Local) R ENBM 000400 GEN IO VI Enable Interrupts (Mutual) R ENBP 000402 GEN IO VI Enable Interrupts									-	-	-
(Mutual) R ENBP 000402 GEN IO VI Enable Interrupts		R							-	-	(Local)
		R	ENBM			GEN	IO	VI	-	-	
(FIOCESS)		R	ENBP	000402		GEN	10	VI	-	-	Enable Interrupts (Process)

Table B-1 (Continued) Instruction Summary

.

R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
	ERA	05		MR	LOGIC	v	-	_	Exclusive OR to A
	ERL	05 03		MR	LOGIC	v	-	-	Exclusive OR to L
	FA	014,16	RI	MRFR	FLPT	I	3	5	Floating Add
	FAD	06 01		MR	FLPT	v	3	5	Floating Add
	FC	04,06	RI	MRFR	FLPT	I	-	1	Floating Compare
	FCDQ	140571		GEN	FLPT	VI	-	-	Floating Convert Double to Quad
	FCM	140530		GEN	FLPT	v	3	5	Floating Complement
	FCM	100		RGEN	FLPT	I	3	5	Floating Complement
	FCS	11 01		MR	FLPT	v	6	5	Floating Compare and Skip
	FD	30,32	RI	MRFR	FLPT	I	3	5	Floating Divide
	FDBL	140016		GEN	FLPT	v	-	-	Floating Convert Single to Double
1	FDV	17 01		MR	FLPT	v	3	5	Floating Divide
	FL	00,02	RI	MRFR	FLPT	I	-	-	Floating Load
	FLD	02 01		MR	FLPT	v	-	-	Floating Load
	FLT	105,11		RGEN	FLPT	I	6	5	Convert Integer to Floating Point
	FLTA	140532		GEN	FLPT	v	6	5	Convert Integer to Floating Point
	FLTH	102,11		RGEN	FLPT	I	6	5	Convert Halfword Integer to Floating Point
	FLTL	140535		GEN	FLPT	v	6	5	Convert Long Integer to Floating Point
	FLX	15 01		MR	FLPT	v	-	_	Floating Load Index
	FM	24,26	RI	MRFR	FLPT	I	3	5	Floating Multiply
	FMP	16 01	•••	MR	FLPT	v	3	5	Floating Multiply
1	FRN	140534		GEN	FLPT	v	3		Floating Round
1	FRN	107		RGEN		I	3	5	Floating Round
	FRNM	040320		GEN	FLPT	v	3	5	Floating Round Towards Negative Infinity
	FRNM	146		RGEN	FLPT	I	3	5	Floating Round Towards Negative Infinity
1	FRNP	040303		GEN	FLPT	v	3	5	Floating Round Towards Positive Infinity
	FRNP	145		RGEN	FLPT	I	3	5	Floating Round Towards Positive Infinity
	FRNZ	040321		GEN	FLPT	v	3	5	Floating Round Towards Zero
	FRNZ	147		RGEN	FLPT	I	3	5	Floating Round Towards Zero
	FS	20,22	RI	MRFR	FLPT	I	3	5	Floating Subtract
	FSB	07 01		MR	FLPT	v	3		Floating Subtract

٦

Table B-1 (Continued) Instruction Summary

R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
	FSGT	140515		GEN	FLPT	v	-	5	Floating Skip If Greater Than 0
1	FSLE	140514		GEN	FLPT	v	-	5	Floating Skip If Less Than or Equal to 0
]	FSMI	140512		GEN	FLPT	v	-	5	Floating Skip If Minus
	FSNZ	140511		GEN	FLPT	v	-	5	Floating Skip If Not Equal to 0
	FSPL	140513		GEN	FLPT	v	_	5	Floating Skip If Plus
1	FST	04 01		MR	FLPT	v	3	5	Floating Store
	FST	10,12		MRFR	FLPT	I	3	5	Floating Store
	FSZE	140510		GEN	FLPT	v	-	5	Floating Skip If Equal to 0
R	HLT	000000		GEN	MCTL	VI	-	-	Halt
	I	41	R	MRGR	MOVE	I	-	-	Interchange R and Memory Fullword
	IAB	000201		GEN	MOVE	v	-	-	Interchange A and B
	ICA	141340		GEN	MOVE	v	-	-	Interchange Bytes of A
1	ICBL	065		RGEN	MOVE	I	-	-	Interchange Bytes and Clear Left
	ICBR	066		RGEN	MOVE	I	-	-	Interchange Bytes and Clear Right
	ICHL	060		RGEN	MOVE	I	-	-	Interchange Halfwords and Clear Left
	ICHR	061		RGEN	MOVE	I	-	-	Interchange Halfwords and Clear Right
	ICL	141140		GEN	MOVE	v	-	-	Interchange Bytes and Clear Left
	ICP	167		RGEN	CPTR	IX	-	-	Increment C Pointer
Į –	ICR	141240		GEN	MOVE	v	-	-	Interchange Bytes and Clear Right
	IH	51	R	MRGR	MOVE	I	-	-	Interchange r and and Memory Halfword
1	IH1	126		RGEN	INT	I	2	1	Increment r by 1
	IH2	127		RGEN	INT	I	2	1	Increment r by 2
	ILE	141414		GEN	MOVE	v	-	-	Interchange L and E
	IM	40		MRNR	INT	Ι	-	1	Increment Memory Fullword
1	IMA	13		MR	MOVE	v	-	-	Interchange Memory and A
	IMH	50		MRNR	INT	I	-	1	Increment Memory Halfword
R	INBC	001217		AP	PRCEX	VI	6	5	Interrupt Notify Beginning, Clear Active Interrupt
R	INBN	001215		AP	PRCEX	VI	6	5	Interrupt Notify Beginning

Table B-1 (Continued) Instruction Summary

R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
R	INEC	001216		AP	PRCEX	VI	6	5	Interrupt Notify End, Clear Active Interrupt
R	INEN	001214		AP	PRCEX	VI	6	5	Interrupt Notify End
R	INH	001001		GEN	10	VI	-	-	Inhibit Interrupts
R	INHL	001001		GEN	10	VI	-	-	Inhibit Interrupts (Local)
R	INHM	001000		GEN	10	VI	-	-	Inhibit Interrupts (Mutual)
R	INHP	001002		GEN	IO	VI	-	-	Inhibit Interrupts (Process)
1	INK	070		RGEN	KEYS	I	-	-	Input Keys
	INT	103,11		RGEN	FLPT	I	3	5	Convert Floating Point to Integer
	INTA	140531		GEN	FLPT	v	3	5	Convert Floating Point to Integer
	INTH	101,11		RGEN	FLPT	I	3	5	Convert Floating Point to Halfword Integer
	INTL	140533		GEN	FLPT	V	3	5	Convert Floating Point to Integer Long
	IR1	122		RGEN	INT	I	2	1	Increment R by 1
	IR2	123		RGEN	INT	I	2	1	Increment R by 2
1	IRB	064		RGEN	MOVE	I	-	-	Interchange r Bytes
1	IRH	057		RGEN	MOVE	I	-		Interchange R Halves
	IRS	12		MR	SKIP	v	-	-	Increment and Replace Memory
R	IRTC	000603		GEN	10	VI	7	6	Interrupt Return, Clear Active Interrupt
R	IRTN	000601		GEN	IO	VI	7	6	Interrupt Return
	IRX	140114		GEN	SKIP	v	-	-	Increment and Replace X
R	ITLB	000615		GEN	MCTL	VI	6	5	Invalidate STLB Entry
	JMP	01		MR	PCTLJ	v	-		Jump
	JMP	51		MRNR	PCTLJ	I	-	-	Jump
	JSR	73		MRGR	PCTLJ	I	-	-	Jump to Subroutine
	JST	10		MR	PCTLJ	v	-	-	Jump and Store
	JSX	35 03		MR	PCTLJ	v	-	-	Jump and Save in X
	JSXB	14 02		MR	PCTLJ	v	-	-	Jump and Save in XB
1	JSXB	61		MRNR	PCTLJ		-	-	Jump and Save in XB
1	JSY	14		MR	PCTLJ	v	-	-	Jump and Save in Y
1	\mathbf{L}	01	RI			I	-	-	Load
	LCC	45		MRGR		IX	-	•	Load C Character
	LCEQ	141503		GEN	LTSTS	V	-	-	Load A on Condition Code EQ
	LCEQ	153		RGEN	LTSTS	I	-	-	Load r on Condition Code EQ
1									

Mnem	Opcode R1	Form	Func	Mode	CL	сс	Description
LCGE	141504	GEN	LTSTS	v	-	-	Load A on Condition Code GE
LCGE	154	RGEN	LTSTS	I	-	-	Load r on Condition Code GE
LCGT	141505	GEN	LTSTS	v	-	-	Load A on Condition Code GT
LCGT	155	RGEN	LTSTS	I	-	-	Load r on Condition Code GT
LCLE	141501	GEN	LTSTS	v	-	-	Load A on Condition Code LE
LCLE	151	RGEN	LTSTS	I	-	-	Load r on Condition Code LE
LCLT	141500	GEN	LTSTS	v	-	-	Load A on Condition Code LT
LCLT	150	RGEN	LTSTS	I	-	-	Load r on Condition Code LT
LCNE	141502	GEN	LTSTS	v	-	-	Load A on Condition Code NE
LCNE	152	RGEN	LTSTS	I	-	-	Load r on Condition Code NE
LDA	02	MR	MOVE	v	_	_	Load A
LDAR	44	MRGR	MOVE	I	-	5	Load from Addressed
							Register
LDC 0	001302	CHAR	CHAR	v	-	7	Load Character
LDC 0	162	RGEN	CHAR	I	-	7	Load Character
LDC 1	001312	CHAR	CHAR	v	-	7	Load Character
LDC 1	172	RGEN	CHAR	I	-	7	Load Character

Table B-1 (Continued) Instruction Summary

R

Ρ	LDAR	44	MRGR	MOVE	I	-	5	Load from Addressed
								Register
	LDC 0	001302	CHAR	CHAR	v	-	7	Load Character
	LDC 0	162	RGEN	CHAR	I	-	7	Load Character
	LDC 1	001312	CHAR	CHAR	v	-	7	Load Character
	LDC 1	172	RGEN	CHAR	I	-	7	Load Character
	LDL	02 03	MR	MOVE	v	-	-	Load Long
Ρ	LDLR	05 01	MR	MOVE	v	-	5	Load from Addressed
								Register
	LDX	35 00	MR	MOVE	v	-	-	LoadX
	LDY	35 01	MR	MOVE	v	-	_	Load Y
	LEQ	140413	GEN	LTSTS	v	-	4	Load A on A Equal to 0
	LEQ	003	RGEN	LTSTS	I	-	4	_
	LF	140416	GEN	LTSTS	v	-	5	-
	LF	016	RGEN	LTSTS	I		5	Load False
	LFEQ	141113	GEN	LTSTS	v	-	4	Load A on F Equal to 0
	LFEQ	023,03	RGEN	LTSTS	I		4	-
	LFGE	141114	GEN	LTSTS	v	_	4	Load A on F Greater Than
								or Equal to 0
	LFGE	024,03	RGEN	LTSTS	I	_	4	Load r on F Greater Than
								or Equal to 0
	LFGT	141115	GEN	LTSTS	v	-	4	Load A on F Greater
								Than 0
								-

•

Г

Table B-1 (Continued) Instruction Summary

	R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
		LFGT	025,03		RGEN	LTSTS	I	-	4	Load r on F Greater Than 0
		LFLE	141111		GEN	LTSTS	v	-	4	Load A on F Less Than or Equal to 0
		LFLE	021,03		RGEN	LTSTS	I	-	4	Load r on F Less Than or Equal to 0
		LFLI O	001303		BRAN	FIELD	VI	_	_	Load FLR 0 Immediate
		LFLI 1	001313		BRAN	FIELD	VI		-	Load FLR 1 Immediate
		LFLT	141110		GEN	LTSTS	v	-	4	Load A on F Less Than 0
		LFLT	020,03		RGEN	LTSTS	I	-	4	Load r on F Less Than O
		LFNE	141112		GEN	LTSTS	v	-	4	Load A on F Not Equal or Equal to 0
		LFLI O	001303		BRAN	FIELD	VI	-	_	Load FLR 0 Immediate
		LFLI 1	001313		BRAN	FIELD	VI	-	-	Load FLR 1 Immediate
		LFLT	141110		GEN	LTSTS	v	_	4	Load A on F Less Than 0
		LFLT	020,03		RGEN	LTSTS	I	_	4	Load r on F Less Than O
		LFNE	141112		GEN	LTSTS	V	-	4	Load A on F Not Equal or Equal to 0
		LFNE	022,03		RGEN	LTSTS	I	-	4	Load r on F Not Equal to 0
		LGE	140414		GEN	LTSTS	v	-	4	Load A on A Greater Than or Equal to 0
		LGE	004		RGEN	LTSTS	I	-	4	Load r on R Greater Than or Equal to 0
		LGT	140415		GEN	LTSTS	v	-	4	Load A on A Greater Than 0
		LGT	005		RGEN	LTSTS	I	-	4	Load r on R Greater Than O
1		LH	11	RI	MRGR	MOVE	I	-		Load Halfword
1		LHEQ	013		RGEN	LTSTS	I	-	4	Load r on r Equal to 0
		LHGE	004		RGEN	LTSTS	I	-	4	Load r on r Greater Than or Equal to 0
		LHGT	015		RGEN	LTSTS	I	-	4	Load r on r Greater Than 0
		LHL1	04	R	MRGR	MOVE	I	-	-	Load Halfword Shifted Left by 1
		LHL2	14	R	MRGR	MOVE	I	-	-	Load Halfword Shifted Left by 2
		LHL3	35	R	MRGR	MOVE	I	-	-	Load Halfword Shifted Left by 3
		LHLE	011		RGEN	LTSTS	I	-	4	Load r on r Less Than or Equal to 0
1		LHLT	000		RGEN	LTSTS	I	-	4	
		LHNE	012		RGEN	LTSTS	I	-	4	Load r on r Not Equal to 0

Table B-1 (Continued) Instruction Summary

R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
R	LIOT	000044		AP	MCTL	VI	6	5	Load IOTLB
	LIP	65		MRGR	GRR	IX	-	-	Load Indirect Pointer
	LLE	140411		GEN	LTSTS	v	-	4	Load A on A Less Than or Equal to 0
	LLE	001		RGEN	LTSTS	I	-	4	Load r on R Less Than or Equal to O
	LLEQ	141513		GEN	LTSTS	v	-	4	Load L on A Equal to 0
	LLGE	140414		GEN	LTSTS	v	-	4	Load L on A Greater Than or Equal to 0
	LLGT	141515		GEN	LTSTS	v	-	4	Load L on A Greater Than 0
	LLL	0410XX		SHFT	SHIFT	v	4	_	Long Left Logical
	LLLE	141511		GEN	LTSTS	v	_	4	Load L on A Less Than
						-		-	or Equal to 0
	LLLT	140410		GEN	LTSTS	v	-	4	Load L on A Less Than 0
	LLNE	141512		GEN	LTSTS	v	-	4	Load L on A Not Equal to 0
	LLR	0412XX		SHFT	SHIFT	v	4	_	Long Left Rotate
	LLS	0411XX		SHFT	SHIFT	v	3	5	Long Left Shift
	LLT	140410		GEN	LTSTS	v	_	4	Load A on A Less Than 0
	LLT	000		RGEN	LTSTS	I		4	Load r on R Less Than 0
	LNE	140412		GEN	LTSTS	v	-	4	Load A on A Not Equal to 0
	LNE	002		RGEN	LTSTS	I	-	4	Load r on R Not Equal to 0
R	LPID	000617		GEN	MCTL	VI	-	_	Load Process ID
R	LPSW	000711		AP	MCTL	VI	7	6	Load Process Status Word
	LRL	0400XX		SHFT	SHIFT	v	4	_	Long Right Logical
	LRR	0402XX		SHFT	SHIFT	v	4	_	Long Right Rotate
	LRS	0401XX		SHFT	SHIFT	v	4	_	Long Right Shift
	LT	140417		GEN	LTSTS	v	-	5	Load True
	LT	017		RGEN	LTSTS	I	-	5	Load True
	М	42	RI	MRGR	INT	I	*	-	Multiply Fullword
	MH	52	RI	MRGR	INT	I	3	5	Multiply Halfword
	MPL	16 03		MR	INT	v	*	-	Multiply Long
	MPY	16		MR	INT	v	3	-	Multiply
	N	03	RI	MRGR	LOGIC	I	-	-	AND Fullword
R	NFYB	001211		AP	PRCEX	VI	6	5	Notify
R	NFYE	001210		AP	PRCEX	VI	6	5	Notify
	NH	13	RI	MRGR	LOGIC	I	-	-	AND Halfword
	NOP	000001		GEN	MCTL	VI	-	-	No Operation
	0	23	RI	MRGR	LOGIC	I	-	-	OR Fullword
	он	33	RI	MRGR	LOGIC	I	-	-	OR Halfword
	ORA	03 02		MR	LOGIC	v	-	-	Inclusive OR
	ОТК	071		RGEN	KEYS	I	7	6	Output Keys

Table B-1 (Continued) Instruction Summary

	R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
		PCL	10 02		MR	PCTLJ	v	6	5	Procedure Call
		PCL	41		MRNR	PCTLJ		6	5	Procedure Call
		PID	052		RGEN	INT	I	-	-	Position for Integer Divide
l		PIDA	000115		GEN	INT	v	-	-	Position for Integer Divide
		PIDH	053		RGEN	INT	I	-	-	Position r for Integer Divide
		PIDL	000305		GEN	INT	v	-	-	Position for Integer Divide Long
		PIM	050		RGEN	INT	I	3	5	Position after Multiply
		PIMA	000015		GEN	INT	v	3	5	Position after Multiply
		PIMH	051		RGEN	INT	I	3	5	Position r after Multiply
		PIML	000301		GEN	INT	v	3	5	Position after Multiply Long
		PRTN	000611		GEN	PCTLJ	VI	7	6	Procedure Return
	R	PTLB	000064		GEN	MCTL	VI	6	5	Purge TLB
		QFAD	522		MR	FLPT	v	3	5	Quad Precision Floating Add
		QFAD	36		MRFR	FLPT	I	3	5	Quad Precision Floating Add
		QFC	47	RI	MRFR	FLPT	I	-	7	Quad Precision Floating Compare
ļ		QFCM	140570		GEN	FLPT	V	3	5	Quad Precision Floating Complement
		QFCM	140570		GEN	FLPT	I	3	5	Quad Precision Floating Complement
		QFCS	526		MR	FLPT	v	6	5	Quad Precision Floating Compare and Skip
		QFDV	525		MR	FLPT	V	3	5	Quad Precision Floating Divide
		QFDV	46		MRFR	FLPT	I	3	5	Quad Precision Floating Divide
		QFLD	520		MR	FLPT	v	-	-	Quad Precision Floating Load
		QFLD	34		MRFR	FLPT	I	-	-	Quad Precision Floating Load
		QFLX	67		MR	FLPT	v	-	-	Quad Precision Floating Load Index
		QFMP	524		MR	FLPT	v	3	5	Quad Precision Floating Multiply
		QFMP	45		MRFR	FLPT	I	3	5	Quad Precision Floating Multiply

					_				
R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
	QFSB	523		MR	FLPT	v	3	5	Quad Precision Floating Subtract
	QFSB	37		MRFR	FLPT	I	3	5	Quad Precision Floating Subtract
	QFST	521		MR	FLPT	v	-	-	Quad Precision Floating Store
	QFST	35		MRFR	FLPT	I	-	-	Quad Precision Floating Store
	QINQ	140572		GEN	FLPT	VI	3	5	Quad to Integer, in Quad Convert
	QIQR	140573		GEN	FLPT	VI	3	5	Quad to Integer, in Quad Convert Rounded
	RBQ	141715		AP	QUEUE	v	-	7	Remove Entry from Bottom of Queue
	RBQ	133		AP	QUEUE	I	-	7	Remove Entry from Bottom of Queue
	RCB	140200		GEN	KEYS	VI	8	-	Reset CBIT to 0
R	RMC	000021		GEN	INTGY	VI	-	-	Reset Machine Check Flag to 0
	ROT	24		MRGR	SHIFT	I	4	-	Rotate
	RRST	000717		AP	MCTL	VI	_	-	Restore Registers
	RSAV	000715		AP	MCTL	VI	_	_	Save Registers
	RTQ	141714		AP	QUEUE	v	-	7	Remove Entry from Top of Queue
	RTQ	132		RGEN	QUEUE	I	-	7	Remove Entry from Top of Queue
R	RTS	000511		GEN	MCTL	VI	_	_	Reset Time Slice
	S	22	RI	MRGR	INT	I	2	1	Subtract Fullword
	SIA	140110		GEN	INT	v	2	1	Subtract 1 from A
	S2A	140310		GEN	INT	v	2	1	Subtract 2 from A
	SAR	10026X		GEN	SKIP	v	-	-	Skip on A Register Bit Reset to 0
	SAS	10126X		GEN	SKIP	v	-	-	Skip on A Register Bit Set to 1
	SBL	07 03		MR	INT	v	2	1	Subtract Long
	SCB	140600		GEN	KEYS	VI	5	-	Set CBIT to 1
	SCC	55		MRGR	CPTR	IX	-	-	Store C Character
	SGT	100220		GEN	SKIP	v	-	-	Skip on A Greater Than 0
	SH	32	RI	MRGR	INT	I	2	1	Subtract Halfword
	SHA	15		MRGR	SHIFT	I	4	-	Shift Arithmetic
	SHL	05		MRGR	SHIFT	I	4	-	Shift Logical
	SHL1	076		RGEN	SHIFT	I	4	-	Shift R Left 1
	SHL2	077		RGEN	SHIFT	I	4	-	Shift R Left 2

Table B-1 (Continued) Instruction Summary

Г

Table B-1 (Continued) Instruction Summary

	R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
		SHR1	120		RGEN	SHIFT	I	4	_	Shift R Right 1
		SHR2	121		RGEN	SHIFT	I	4	-	Shift R Right 2
		SKP	100000		GEN	SKIP	v	-	-	Skip
		SL1	072		RGEN	SHIFT	I	4		Shift R Left 1
		SL2	073		RGEN	SHIFT	I	4	-	Shift R Left 2
		SLE	101220		GEN	SKIP	V	-	-	Skip on A Less Than or Equal to 0
		SLN	101100		GEN	SKIP	v	-	-	Skip on LSB of A Nonzero
		SLZ	100100		GEN	SKIP	v	-	-	Skip on LSB of A Zero
		SMCR	100200		GEN	INTGY	v	-	-	Skip on Machine Check Reset to 0
		SMCS	101200		GEN	INTGY	V	-	-	Skip on Machine Check Set to 1
		SMI	101400		GEN	SKIP	v	-	-	Skip on A Minus
		SNZ	101040		GEN	SKIP	v	_	-	Skip on A Nonzero
		SPL	100400		GEN	SKIP	v	-	-	Skip on A Plus
		SR1	074		RGEN	SHIFT	I	4	-	Shift R Right 1
		SR2	075		RGEN	SHIFT	I	4	-	Shift R Right 2
		SRC	100001		GEN	SKIP	v	-	-	Skip on CBIT Reset to 0
		SSC	101001		GEN	SKIP	v	-	_	Skip on CBIT Set to 1
		SSM	140500		GEN	INT	v	-	_	Set Sign of A Minus
		SSM	042		RGEN	INT	I	-		Set Sign Minus
		SSP	140100		GEN	INT	v	-	-	Set Sign of A Plus
		SSP	043		RGEN	INT	I	-		Set Sign Plus
		SSSN	040310		GEN	MCTL	VI	6	5	Store System Serial Number
		ST	21		MRGR	MOVE	I	-	-	Store Fullword
		STA	04		MR	MOVE	v	-	-	Store A into Memory
		STAC	001200		AP	MOVE	v	-	7	Store A Conditionally
	P	STAR	54		MRGR	MOVE	I	-	5	Store into Addressed Register
		STC 0	001322		CHAR	CHAR	v	-	7	Store Character
		STC 0	166		RGEN	CHAR	I	-	7	Store Character
L		STC 1	001332		CHAR	CHAR	v	-	7	Store Character
		STC 1	176		RGEN	CHAR	I	-	7	Store Character
		STCD	137		AP	MOVE	I	-	7	Store Conditional Fullword
		STCH	136		AP	MOVE	I	-	7	Store Conditional Halfword
		STEX	001315		GEN	PCTLJ	v	6	5	Stack Extend
		STEX	027		RGEN	PCTLJ	I	6	5	Stack Extend
		STFA 0	001320		AP	FIELD	VI	_	_	Store FAR 0
		STFA 1	001330		AP	FIELD	VI	_	_	Store FAR 1
l		STH	31		MRGR	MOVE	I	-	-	Store Halfword
L										

Table B-1 (Continued) Instruction Summary

R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
	STL	04 03		MR	MOVE	v	-	-	Store Long
	STLC	001204		AP	MOVE	v	-	7	Store L Conditionally
Р	STLR	03 01		MR	MOVE	v	-	5	Store L into Addressed Register
R	STPM	000024		GEN	MCTL	VI	-	-	Store Processor Model Number
	STTM	000510		GEN	MCTL	VI	6	5	Store Process Timer
	STX	15		MR	MOVE	v	-	-	Store X
	STY	35 02		MR	MOVE	v	-	-	Store Y
	SUB	07		MR	INT	v	2	1	Subtract
	svc	000505		GEN	PCTLJ	VI	-	-	Supervisor Call
	SZE	100040		GEN	SKIP	v	-	-	Skip on A Zero
	TAB	140314		GEN	MOVE	v	-	-	Transfer A to B '
	TAK	001015		GEN	KEYS	v	7	6	Transfer A to Keys
	TAX	140504		GEN	MOVE	v	-	-	Transfer A to X
	TAY	140505		GEN	MOVE	v	-	-	Transfer A to Y
	TBA	140604		GEN	MOVE	v	-	-	Transfer B to A
	TC	046		RGEN	INT	I	3	1	Two's Complement R
	TCA	140407		GEN	INT	v	2	1	Two's Complement A
	TCH	047		RGEN	INT	I	3	1	Two's Complement r
	TCL	141210		GEN	INT	v	2	1	Two's Complement Long
	TCNP	76	R	MRNR	CPTR	IX	-	1	Test C Null Pointer
	TFLL 0	001323		GEN	FIELD	v	-	-	Transfer FLR 0 to L
	TFLL 1	001333		GEN	FIELD	v	-	-	Transfer FLR 1 to L
	TFLR 0	163		RGEN	FIELD	I	-	-	Transfer FLR 0 to R
	TFLR 1	173		RGEN	FIELD	I	-	-	Transfer FLR 1 to R
	TKA	001005		GEN	KEYS	v	-	-	Transfer Keys to A
	TLFL 0	001321		GEN	FIELD	v	-	-	Transfer L to FLR 0
	TLFL 1	001331		GEN	FIELD	v	-	-	Transfer L to FLR 1
	TM	44		MRNR	MCTL	I	-	1	Test Memory Fullword
	TMH	54		MRNR	INT	I	-	1	Test Memory Halfword
	TRFL 0	165		RGEN	FIELD	I	-	-	Transfer R to FLR 0
	TRFL 1	175		RGEN	FIELD	I	-	-	Transfer R to FLR 1
	TSTQ	141757		AP	QUEUE	v	-	7	Test Queue
	TSTQ	104		RGEN	QUEUE	I	-	7	Test Queue
	TXA	141034		GEN	MOVE	v	-	-	Transfer X to A
	TYA	141124		GEN	MOVE	v	-	-	Transfer Y to A
R	WAIT	000315		AP	PRCEX	I	-	-	Wait
	х	43	RI	MRGR	LOGIC	I	-	-	Exclusive OR Fullword
	XAD	001100		DECI	DECI	VI	3	1	Decimal Add
	XBTD	001145		DECI	DECI	VI	3	5	Binary to Decimal Conversion
	XCM	001102		DECI	DECI	VI	-	1	Decimal Compare
	XDTB	001146		DECI	DECI	VI	3	5	Decimal to Binary Conversion

f

Table B-1 (Continued) Instruction Summary

R	Mnem	Opcode	RI	Form	Func	Mode	CL	сс	Description
	XDV	001107		DECI	DECI	VI	3	5	Decimal Divide
	XEC	01 02		MR	PCTLJ	v	5	-	Execute
						v	-	_	Numeric Edit
	XED	001112	_	DECI	DECI	•	-	-	
	хн	53	RI	MRGR	LOGIC	I	-	-	Exclusive OR Halfword
	XMP	001104		DECI	DECI	VI	3	1	Decimal Multiply
	XMV	001101		DECI	DECI	VI	3	1	Decimal Move
	ZCM	001117		CHAR	CHAR	VI	6	7	Compare Character Field
	ZED	001111		CHAR	CHAR	VI	-	-	Character Field Edit
1	ZFIL	001116		CHAR	CHAR	VI	6	5	Fill Field With
									Character
	ZM	43		MRNR	CLEAR	I	_	-	Clear Fullword
	ZMH	53		MRNR	CLEAR	I	-	-	Clear Halfword
	ZMV	001114		CHAR	CHAR	VI	6	5	Move Character Field
	ZMVD	001115		CHAR	CHAR	VI	6	5	Move Characters Between
									Equal Length Strings
	ZTRN	001110		CHAR	CHAR	VI	-	-	Character String
									Translate

C Prime Extended Character Set

As of Rev. 21.0, Prime has expanded its character set. The basic character set remains the same as it was before Rev. 21.0: it is the ANSI ASCII 7-bit set (called ASCII-7), with the 8th bit turned on. However, the 8th bit is now significant; when it is turned off, it signifies a different character. Thus, the size of the character set has doubled, from 128 to 256 characters. This expanded character set is called the Prime Extended Character Set (Prime ECS).

The pre-Rev. 21.0 character set is a proper subset of Prime ECS. These characters have not changed. Software written before Rev. 21.0 will continue to run exactly as it did before. Software written at Rev. 21.0 that does not use the new characters needs no special coding to use the old ones.

Prime ECS support is automatic at Rev. 21.0. You may begin to use characters that have the 8th bit turned off. However, the extra characters are not available on most printers and terminals. Check with your System Administrator to find out whether you can take advantage of the new characters in Prime ECS.

Table C-1 shows the Prime Extended Character Set. The pre-Rev. 21.0 character set consists of the characters with decimal values 128 through 255 (octal values 200 through 377). The characters added at Rev. 21.0 all have decimal values less than 128 (octal values less than 200).

SPECIFYING PRIME ECS CHARACTERS

Direct Entry

On terminals that support Prime ECS, you can enter the printing characters directly; the characters appear on the screen as you type them. For information on how to do this, see the appropriate manual for your terminal.

A terminal supports Prime ECS if

- It uses ASCII-8 as its internal character set, and
- The TTY8 protocol is configured on your asynchronous line.

If you do not know whether your terminal supports Prime ECS, ask your System Administrator.

On terminals that do not support Prime ECS, you can enter any of the ASCII-7 printing characters (characters with a decimal value of 160 or higher) directly by just typing them.

Octal Notation

If you use the Editor (ED), you can enter any Prime ECS character on any terminal by typing

^octal-value

where <u>octal-value</u> is the three-digit octal number given in Table C-1. You must type all three digits, including leading zeroes.

Before you use this method to enter any of the ECS characters that have decimal values between 32 and 127, first specify the following ED command:

MODE CKPAR

This command permits ED to print as <u><u>nnn</u> any characters that have a first bit of 0.</u>

Character String Notation

The way in which you specify Prime ECS characters in character strings in programs depends on the character that you wish to specify. You can

Second Edition

specify Prime ECS characters on any terminal by using one of the notations shown below. However, the characters themselves can only appear on a terminal that supports Prime ECS. Terminals that do not support Prime ECS will not display the characters correctly.

The following rules describe how to specify Prime ECS characters in character strings.

1. You can specify printing characters in character strings by enclosing them in single quotation marks ('). For example:

'Quoted string'

You can enter the characters using either direct entry or octal notation as described at the beginning of this section.

 You can specify any character in Prime ECS that has a mnemonic as follows:

\(mnemonic)

where <u>mnemonic</u> is the Prime mnemonic shown for that character in Table C-1. The parentheses are essential. You can specify the mnemonic with either uppercase or lowercase characters. Some characters have more than one mnemonic; you may use any one of these. In the table, the alternatives are separated by a slash character (/). For example:

'A string'\(FF)' with a form feed in it'

The compiler interprets the above example as a single character string.

3. You can specify certain frequently used non-printing characters as

\abbreviation

where <u>abbreviation</u> is one of the following:

Abbreviation	Meaning
В	Backspace
E	Escape
F	Form feed
L	Line feed
N	New line
R	Carriage return
Т	Horizontal tab
v	Vertical tab

For example:

'A string'\F' with a form feed in it'

4. You can specify control characters as

\^character

where <u>^character</u> is listed under "Graphic" in Table C-1. For example:

'A string'\^L'with a form feed in it'

You may use the commercial \underline{at} sign (@) in place of the caret (^).

5. You can specify control characters as

\Onnn	(octal notation)
\Hnn	(hexadecimal notation)
\nnn	(decimal notation)

where <u>Onnn</u> is the letter <u>O</u> followed by the three octal digits shown in Table C-1 for the character. <u>Hnn</u> and <u>nnn</u> are the hexadecimal and decimal equivalents, respectively. For example:

'A string'\0214' with a form feed in it'

A character specified with a backslash (that is, with notation 2, 3, 4, or 5)

- Must appear outside quotation marks
- Specifies a character string of length 1
- Can be specified by itself, or combined with one or more additional backslash-notation characters, or with one or more quoted character strings

Spaces between the Prime ECS character specification and the character string are not significant, but there must be no spaces within the character specification itself.

The following subroutine call example writes a string specified by Prime ECS syntax. It contains two occurrences of format 1 and one each of formats 2, 3, 4, and 5. (CR) and M specify carriage returns; N and 0212 specify newlines.

CALL TNOUA AP =C'HELLO' $(CR) N'THERE' ^M O212, S$ AP =14, SL

This subroutine call produces the following output:

HELLO THERE

SPECIAL MEANINGS OF PRIME ECS CHARACTERS

PRIMOS, or an applications program running on PRIMOS, may interpret some Prime ECS characters in a special way. For example, PRIMOS interprets ^P as a process interrupt. ED, the Editor, interprets the backslash (\) as a logical tab. If you wish to make use of the Prime ECS backslash character in a file you are editing with ED, you must define another character as your logical tab.

For a detailed description of how PRIMOS interprets the following Prime ECS characters, see the discussion in the <u>Prime User's Guide</u> of special terminal keys and special characters $^{\circ}$ $^{\circ}$

ASSEMBLY PROGRAMMING CONSIDERATIONS

Remember that symbols can contain only uppercase letters, numbers, and the dollar sign and underscore characters (\$ and _). These characters form a subset of the ASCII-7 character set.

Character strings, however, can contain any character in Prime ECS. Such strings can be declared as constant or literal strings or as arguments in subroutine calls that print or display character strings.

You can use notations 2, 3, 4, and 5, described above, alone or in combination with any quoted string in your program. You cannot, however, use these notations in symbols when writing your program, nor can your program's input files contain any of these notations. If your terminal does not support Prime ECS, you can enter as terminal input only those characters with decimal numbers greater than 127 (octal numbers greater than 177).

PRIME EXTENDED CHARACTER SET TABLE

Table C-1 contains all of the Prime ECS characters, arranged in ascending order. This order provides both the collating sequence and the way that comparisons are done for character strings. For each character, the table includes the graphic, the mnemonic, the description, and the binary, decimal, hexadecimal, and octal values. A blank entry indicates that the particular item does not apply to this character. The graphics for control characters are specified as <u>^character</u>; for example, ^P represents the character produced when you type P while holding the control key down.

Characters with decimal values from 000 to 031 and from 128 to 159 are control characters.

Characters with decimal values from 032 to 127 and from 160 to 255 are graphic characters.

C-6

		Table (2-1	
The	Prime	Extended	Character	Set

RES1Reserved for future standardization0000 000000000RES2Reserved for future standardization0000 000100101RES3Reserved for future standardization0000 001000202RES4Reserved for future standardization0000 001100303INDIndex0000 010000404NELNext line0000 010100505SSAStart of selected area0000 011100707HTSHorizontal tabulation set0000 100000808HTJHorizontal tabulation set0000 100100909yustifyVTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130DSS2Single shift 20000 11100140E	000
standardizationRES3Reserved for future standardization0000 001000202RES4Reserved for future standardization0000 001100303INDIndex0000 010000404NELNext line0000 010100505SSAStart of selected area0000 011000606ESAEnd of selected area0000 011100707HTSHorizontal tabulation set0000 100100909JustifyVTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	000
standardizationRES4Reserved for future standardization0000 001100303INDIndex0000 010000404NELNext line0000 010100505SSAStart of selected area0000 011000606ESAEnd of selected area0000 011100707HTSHorizontal tabulation set0000 100000808HTJHorizontal tabulation set0000 100100909justifyVTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	001
standardizationINDIndex0000 010000404NELNext line0000 010100505SSAStart of selected area0000 011000606ESAEnd of selected area0000 011100707HTSHorizontal tabulation set0000 100000808HTJHorizontal tabulation set0000 100100909justifyVTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	002
NELNext line0000 010100505SSAStart of selected area0000 011000606ESAEnd of selected area0000 011100707HTSHorizontal tabulation set0000 100000808HTJHorizontal tabulation set0000 100100909justifyVTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	003
SSAStart of selected area0000 011000606ESAEnd of selected area0000 011100707HTSHorizontal tabulation set0000 100000808HTJHorizontal tab with0000 100100909justifyVTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	004
ESAEnd of selected area0000 011100707HTSHorizontal tabulation set0000 100000808HTJHorizontal tab with0000 100100909justifyVTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	005
ESAEnd of selected area0000 011100707HTSHorizontal tabulation set0000 100000808HTJHorizontal tab with0000 100100909justifyVTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	006
HTSHorizontal tabulation set0000 100000808HTJHorizontal tab with0000 100100909justifyVTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	007
HTJHorizontal tab with justify0000 100100909VTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	010
VTSVertical tabulation set0000 10100100APLDPartial line down0000 10110110BPLUPartial line up0000 11000120CRIReverse index0000 11010130D	011
PLU Partial line up 0000 1100 012 0C RI Reverse index 0000 1101 013 0D	012
RI Reverse index 0000 1101 013 0D	013
	014
SS2 Single shift 2 0000 1110 014 0E	015
	016
SS3 Single shift 3 0000 1111 015 0F	017
DCS Device control string 0001 0000 016 10	020
PU1 Private use 1 0001 0001 017 11	021
PU2 Private use 2 0001 0010 018 12	022
STS Set transmission state 0001 0011 019 13	023
CCH Cancel character 0001 0100 020 14	024
MW Message waiting 0001 0101 021 15	025
SPA Start of protected area 0001 0110 022 16	026
EPA End of protected area 0001 0111 023 17	027
RES5 Reserved for future 0001 1000 024 18 standardization	030
RES6 Reserved for future 0001 1001 025 19 standardization	031
RES7 Reserved for future 0001 1010 026 1A standardization	032
CSI Control sequence 0001 1011 027 1B introducer	033
ST String terminator 0001 1100 028 1C	034
OSC Operating system 0001 1101 029 1D command	035
PM Privacy message 0001 1110 030 1E	036

Graphic	Mnemonic	Description	Binary	Decimal	Hex	Octal
	APC	Application program command	0001 1111	031	1F	037
	NBSP	No-break space	0010 0000	032	20	040
ī	INVE	Inverted exclamation mark	0010 0001	033	21	041
¢	CENT	Cent sign	0010 0010	034	22	042
£	PND	Pound sign	0010 0011	035	23	043
¤	CURR	Currency sign	0010 0100	036	24	044
¥	YEN	Yen sign	0010 0101	037	25	045
1	BBAR	Broken bar	0010 0110	038	26	046
§	SECT	Section sign	0010 0111	039	27	047
••	DIA	Diaeresis, umlaut	0010 1000	040	28	050
©	COPY	Copyright sign	0010 1001	041	29	051
<u>a</u>	FOI	Feminine ordinal indicator	0010 1010	042	2A	052
~~	LAQM	Left angle quotation mark	0010 1011	043	2B	053
-	NOT	Not sign	0010 1100	044	2C	054
	SHY	Soft hyphen	0010 1101	045	2D	055
R	ТМ	Registered trademark sign	0010 1110	046	2E	056
-	MACN	Macron	0010 1111	047	2F	057
0	DEGR	Degree sign	0011 0000	048	30	060
±	PLMI	Plus/minus sign	0011 0001	049	31	061
2	SPS2	Superscript two	0011 0010	050	32	062
3	SPS3	Superscript three	0011 0011	051	33	063
,	AAC	Acute accent	0011 0100	052	34	064
μ	LCMU	Lowercase Greek letter µ, micro sign	0011 0101	053	35	065
ſ	PARA	Paragraph sign, Pilgrow sign	0011 0110	054	36	066
· ·	MIDD	Middle dot	0011 0111	055	37	067
د	CED	Cedilla	0011 1000	056	38	070
1	SPS1	Superscript one	0011 1001	057	39	071
<u>0</u>	ΜΟΙ	Masculine ordinal indicator	0011 1010	058	ЗА	072
**	RAQM	Right angle quotation mark	0011 1011	05 9	3B	073
1/4	FR14	Common fraction one-quarter	0011 1100	060	3C	074

	Tabl	le C-1 (co	ontinued)	
The	Prime	Extended	Character	Set

Graphic	Mnemonic	Description	Binary	Decimal	Hex	Octal
1/2	FR12	Common fraction one-half	0011 1101	061	3D	075
3/4	FR34	Common fraction three-quarters	0011 1110	062	3E	076
Ś	INVQ	Inverted question mark	0011 1111	063	3F	077
À	UCAG	Uppercase A with grave accent	0100 0000	064	40	100
Á	UCAA	Uppercase A with acute accent	0100 0001	065	41	101
Â	UCAC	Uppercase A with circumflex	0100 0010	066	42	102
Ã	UCAT	Uppercase A with tilde	0100 0011	067	43	103
Ä	UCAD	Uppercase A with diaeresis	0100 0100	068	44	104
Å	UCAR	Uppercase A with ring above	0100 0101	069	45	105
Æ	UCAE	Uppercase diphthong Æ	0100 0110	070	46	106
Ç	UCCC	Uppercase C with cedilla	0100 0111	071	47	107
È	UCEG	Uppercase E with grave accent	0100 1000	072	48	110
É	UCEA	Uppercase E with acute accent	0100 1001	073	49	111
Ê	UCEC	Uppercase E with circumflex	0100 1010	074	4A	112
Ë	UCED	Uppercase E with diaeresis	0100 1011	075	4B	113
Ì	UCIG	Uppercase I with grave accent	0100 1100	076	4C	114
Í	UCIA	Uppercase I with acute accent	0100 1101	077	4D	115
î	UCIC	Uppercase I with circumflex	0100 1110	078	4E	116
Ï	UCID	Uppercase I with diaeresis	0100 1111	079	4F	117
Ð	UETH	Uppercase Icelandic letter Eth	0101 0000	080	50	120
Ñ	UCNT	Uppercase N with tilde	0101 0001	081	51	121
Ñ Ò	UCOG	Uppercase O with grave accent	0101 0010	082	52	122
Ó	UCOA	Uppercase O with acute accent	0101 0011	083	53	123

Graphic	Mnemonic	Description	Binary	Decimal	Hex	Octal
Ô	UCOC	Uppercase O with circumflex	0101 0100	084	54	124
Õ	UCOT	Uppercase O with tilde	0101 0101	085	55	125
Ö	UCOD	Uppercase O with diaeresis	0101 0110	086	56	126
×	MULT	Multiplication sign used in mathematics	0101 0111	087	57	127
Ø	UCOO	Uppercase O with oblique line	0101 1000	088	58	130
Ù	UCUG	Uppercase U with grave accent	0101 1001	089	59	131
Ú	UCUA	Uppercase U with acute accent	0101 1010	090	5A	132
Û	UCUC	Uppercase U with circumflex	0101 1011	091	5B	133
Ü	UCUD	Uppercase U with diaeresis	0101 1100	092	5C	134
Ý	UCYA	Uppercase Y with acute accent	0101 1101	093	5D	135
Þ	UTHN	Uppercase Icelandic letter Thorn	0101 1110	094	5E	136
ß	LGSS	Lowercase German letter double s	0101 1111	095	5F	137
à	LCAG	Lowercase a with grave accent	0110 0000	096	60	140
á	LCAA	Lowercase a with acute accent	0110 0001	097	61	141
â	LCAC	Lowercase a with circumflex	0110 0010	098	62	142
ã	LCAT	Lowercase a with tilde	0110 0011	099	63	143
ä	LCAD	Lowercase a with diaeresis	0110 0100	100	64	144
å	LCAR	Lowercase a with ring above	0110 0101	101	65	145
æ	LCAE	Lowercase diphthong ae	0110 0110	102	66	146
ç	LCCC	Lowercase c with cedilla	0110 0111	103	67	147
ç è	LCEG	Lowercase e with grave accent	0110 1000	104	68	150
é	LCEA	Lowercase e with acute accent	0110 1001	105	69	151
ê	LCEC	Lowercase e with circumflex	0110 1010	106	6A	152

Graphic	Mnemonic	Description	Binary	Decimal	Hex	Octal
ë	LCED	Lowercase e with diaeresis	0110 1011	107	6B	153
ì	LCIG	Lowercase i with grave accent	0110 1100	108	6C	154
í	LCIA	Lowercase i with acute accent	0110 1101	109	6D	155
î	LCIC	Lowercase i with circumflex	0110 1110	110	6E	156
ï	LCID	Lowercase i with diaeresis	0110 1111	111	6F	157
ð	LETH	Lowercase Icelandic letter Eth	0111 0000	112	70	160
ñ	LCNT	Lowercase n with tilde	0111 0001	113	71	161
ò	LCOG	Lowercase o with grave accent	0111 0010	114	72	162
ó	LCOA	Lowercase o with acute accent	0111 0011	115	73	163
ô	LCOC	Lowercase o with circumflex	0111 0100	116	74	164
õ	LCOT	Lowercase o with tilde	0111 0101	117	75	165
ö	LCOD	Lowercase o with diaeresis	0111 0110	118	76	166
÷	DIV	Division sign used in mathematics	0111 0111	119	77	167
ø	LCOO	Lowercase o with oblique line	0111 1000	120	78	170
ù	LCUG	Lowercase u with grave accent	0111 1001	121	79	171
ú	LCUA	Lowercase u with acute accent	0111 1010	122	7A	172
û	LCUC	Lowercase u with circumflex	0111 1011	123	7B	173
ü	LCUD	Lowercase u with diaeresis	0111 1100	124	7C	174
ý	LCYA	Lowercase y with acute accent	0111 1101	125	7D	175
þ	LTHN	Lowercase Icelandic letter Thorn	0111 1110	126	7E	176
ÿ	LCYD	Lowercase y with diaeresis	0111 1111	127	7F	177

Graphic	Mnemonic	Description	Binary	Decimal	Hex	Octal
	NUL	Null	1000 0000	128	80	200
^A	SOH/TC1	Start of heading	1000 0001	129	81	201
^В	STX/TC2	Start of text	1000 0010	130	82	202
^C	ETX/TC3	End of text	1000 0011	131	83	203
^D	EOT/TC4	End of transmission	1000 0100	132	84	204
^E	ENQ/TC5	Enquiry	1000 0101	133	85	205
^F	ACK/TC6	Acknowledge	1000 0110	134	86	206
^G	BEL	Bell	1000 0111	135	87	207
^H	BS/FE0	Backspace	1000 1000	136	88	210
<u>^</u>	HT/FE1	Horizontal tab	1000 1001	137	89	211
^J	LF/NL/FE2	Line feed	1000 1010	138	8A	212
^K	VT/FE3	Vertical tab	1000 1011	139	8B	213
^L	FF/FE4	Form feed	1000 1100	140	8C	214
^M	CR/FE5	Carriage return	1000 1101	141	8D	215
^N	SO/LS1	Shift out	1000 1110	142	8E	216
^O	SI/LS0	Shift in	1000 1111	143	8F	217
ŶΡ	DLE/TC7	Data link escape	1001 0000	144	90	220
^Q	DC1/XON	Device control 1	1001 0001	145	91	221
^R	DC2	Device control 2	1001 0010	146	92	222
^S	DC3/XOFF	Device control 3	1001 0011	147	93	223
^т	DC4	Device control 4	1001 0100	148	94	224
^U	NAK/TC8	Negative acknowledge	1001 0101	149	95	225
^V	SYN/TC9	Synchronous idle	1001 0110	150	96	226
^W	ETB/TC10	End of transmission block	1001 0111	151	97	227
^X	CAN	Cancel	1001 1000	152	98	230
^Y	EM	End of medium	1001 1001	153	99	231
^Z	SUB	Substitute	1001 1010	154	9A	232
]^	ESC	Escape	1001 1011	155	9B	233
^١	FS/IS4	File separator	1001 1100	156	9C	234
^]	GS/IS3	Group separator	1001 1101	157	9D	235
^^	RS/IS2	Record separator	1001 1110	158	9E	236
^	US/IS1	Unit separator	1001 1111	159	9F	237
	SP	Space	1010 0000	160	A0	240
!		Exclamation mark	1010 0001	161	A1	241
,,		Quotation mark	1010 0010	162	A2	242
#	NUMB	Number sign	1010 0011	163	A3	243
\$	DOLR	Dollar sign	1010 0100	164	A4	244
%		Percent sign	1010 0101	165	A5	245 246
&		Ampersand	1010 0110	166	A6	246

-

ſ

Table C-1 (continued) The Prime Extended Character Set

C


Graphic	Mnemonic	Description	Binary	Decimal	Hex	Octal
,		Apostrophe	1010 0111	167	A7	247
(Left parenthesis	1010 1000	168	A 8	250
)		Right parenthesis	1010 1001	169	A9	251
*		Asterisk	1010 1010	170	AA	252
+		Plus sign	1010 1011	171	AB	253
,		Comma	1010 1100	172	AC	254
-		Minus sign	1010 1101	173	AD	255
•		Period	1010 1110	174	AE	256
1		Slash	1010 1111	175	AF	257
0		Zero	1011 0000	176	B0	260
1		One	1011 0001	177	B1	261
2		Two	1011 0010	178	B2	262
3		Three	1011 0011	179	B3	263
4		Four	1011 0100	180	B4	264
5		Five	1011 0101	181	B5	265
6		Six	1011 0110	182	B6	266
7		Seven	1011 0111	183	B7	267
8		Eight	1011 1000	184	B8	270
9		Nine	1011 1001	185	B9	271
:		Colon	1011 1010	186	BA	272
;		Semicolon	1011 1011	187	BB	273
<		Less than sign	1011 1100	188	BC	274
=		Equal sign	1011 1101	189	BD	275
>		Greater than sign	1011 1110	190	BE	276
?		Question mark	1011 1111	191	BF	277
@	AT	Commercial at sign	1100 0000	192	C0	300
Α		Uppercase A	1100 0001	193	C1	301
В		Uppercase B	1100 0010	194	C2	302
С		Uppercase C	1100 0011	195	C3	303
D		Uppercase D	1100 0100	196	C4	304
E		Uppercase E	1100 0101	197	C5	305
F		Uppercase F	1100 0110	198	C6	306
G		Uppercase G	1100 0111	199	C7	307
Н		Uppercase H	1100 1000	200	C8	310
ł		Uppercase I	1100 1001	201	C9	311
J		Uppercase J	1100 1010	202	CA	312
К		Uppercase K	1100 1011	203	CB	313
L		Uppercase L	1100 1100	204	CC	314
М		Uppercase M	1100 1101	205	CD	315
Ν		Uppercase N	1100 1110	206	CE	316

Graphic	Mnemonic	Description	Binary	Decimal	Hex	Octal
0		Uppercase O	1100 1111	207	CF	317
Р		Uppercase P	1101 0000	208	D0	320
Q		Uppercase Q	1101 0001	209	D1	321
R		Uppercase R	1101 0010	210	D2	322
S		Uppercase S	1101 0011	211	D3	323
Т		Uppercase T	1101 0100	212	D4	324
U		Uppercase U	1101 0101	213	D5	325
V		Uppercase V	1101 0110	214	D6	326
w		Uppercase W	1101 0111	215	D7	327
X		Uppercase X	1101 1000	216	D8	330
Y		Uppercase Y	1101 1001	217	D9	331
Z		Uppercase Z	1101 1010	218	DA	332
l (LBKT	Left bracket	1101 1011	219	DB	333
	REVS	Reverse slash, backslash	1101 1100	220	DC	334
]	RBKT	Right bracket	1101 1101	221	DD	335
^	CFLX	Circumflex	1101 1110	222	DE	336
_		Underline, underscore	1101 1111	223	DF	337
``	GRAV	Left single quote, grave accent	1110 0000	224	E0	340
а		Lowercase a	1110 0001	225	E1	341
b		Lowercase b	1110 0010	226	E2	342
С		Lowercase c	1110 0011	227	E3	343
d		Lowercase d	1110 0100	228	E4	344
е		Lowercase e	1110 0101	229	E5	345
f		Lowercase f	1110 0110	230	E6	346
g		Lowercase g	1110 0111	231	E7	347
h		Lowercase h	1110 1000	232	E8	350
i i		Lowercase i	1110 1001	233	E9	351
j		Lowercase j	1110 1010	234	EA	352
k		Lowercase k	1110 1011	235	EB	353
		Lowercase	1110 1100	236	EC	354
m		Lowercase m	1110 1101	237	ED	355
n		Lowercase n	1110 1110	238	EE	356
0		Lowercase o	1110 1111	239	EF	357
р		Lowercase p	1111 0000	240	F0	360
q		Lowercase q	1111 0001	241	F1	361
l r		Lowercase r	1111 0010	242	F2	362
S		Lowercase s	1111 0011	243	F3	363
t		Lowercase t	1111 0100	244	F4	364

Table C-1 (continued) The Prime Extended Character Set

Graphic	Mnemonic	Description	Binary	Decimal	Hex	Octal
u		Lowercase u	1111 0101	245	F5	365
v		Lowercase v	1111 0110	246	F6	366
w		Lowercase w	1111 0111	247	F7	367
х		Lowercase x	1111 1000	248	F8	370
у		Lowercase y	1111 1001	249	F9	371
z		Lowercase z	1111 1010	250	FA	372
{	LBCE	Left brace	1111 1011	251	FB	373
Ì	VERT	Vertical line	1111 1100	252	FC	374
}	RBCE	Right brace	1111 1101	253	FD	375
~	TIL	Tilde	1111 1110	254	FE	376
	DEL	Delete	1111 1111	255	FF	377

Table C-1 (continued) The Prime Extended Character Set



Index

```
А
A (I), 9-25
A1A (V), 8-9
A2A (V), 8-9
ABQ (I),
          9-33
ABQ (V), 8-31
ACA (V), 8-10
ACP (IX), 10-4
ADD (V), 8-23
Address,
  effective, 8-1, 9-1
  I mode direct, 9-3
  I mode indexed, 9-3
  I mode indirect, 9-3
  I mode indirect indexed,
                            9 - 4
  V mode direct, 8-2
  V mode indexed, 8-3
  V mode indirect, 8-3
  V mode indirect indexed,
                            8 - 4
  virtual, 8-1, 9-1
Address constant, 5-2
```

```
Address format,
  general register relative,
   1-2, 9-6
  immediate, 1-2, 9-8
  register to register, 1-2, 9-7
Addressing,
  general register relative, 9-6
  immediate, 9-8
  register to register, 9-7
Addressing mode,
  changing within a program,
    (See also D32I
   pseudo-operation; D64V
   pseudo-operation)
  I, 9-1 to 9-34
  IX; 1-2, 10-1 to 10-4
  matching program and loader
    (See ELM pseudo-operation)
  V, 8-1 to 8-33
ADL (V), 8-23
ADLL (V), 8-10
ADLR (I), 9-13
AH (I), 9-25
AIP (IX), 10-2
```

ALFA (V), 8-29 Attributes, assembler, 1-1, 11-3 list of, 11-10 ALL (V), 8-12 ALR (V), 8-12 В ALS (V), 8-12 BACK pseudo-operation, 4-5 ANA (V), 8-20 BCEQ (I), 9-17 ANL (V), 8-20 BCEQ (V), 8-15 AP pseudo-operation, 5-2 BCGE (I), 9-17 ARFA (I), 9-32 BCGE (V), 8-15 ARGT (I), 9-33 BCGT (I), 9-17 ARGT (V), 8-31 BCGT (V), 8-15 Arguments, passing (See ECB pseudo-operation) BCI pseudo-operation, 5-5 ARL (V), 8-12 BCLE (I), 9-17 ARR (V), 8-12 BCLE (V), 8-15 ARS (V), 8-12 BCLT (I), 9-17 Assembler, BCLT (V), 8-15 attributes, 1-1, 11-3 attributes, list of, 11-10 BCNE (I), 9-17 command line options, 2-2 cross reference table, 2-4 BCNE (V), 8-15 escape character, 3-3 file naming conventions, 2-3 BCR (I), 9-18 file usage, 2-3 invoking, 2-1 BCR (V), 8-15 listing format, 2-4 listing symbology, 2-6 BCS (I), 9-18 messages, 2-4 output file concatenation, 2-4 BCS (V), 8-15 symbol table, 1-1, 2-1 BCZ pseudo-operation, 5-5 Asterisk, BDX (V), 8-15 in operand field, 3-10 use in DAC pseudo-operation, BDY (V), 8-15 5-3 ATQ (I), 9-33 BEQ (V), 8-14 BES pseudo-operation, 5-13 ATQ (V), 8-31 BFEQ (I), 9-17

BFEQ (V), 8-15	BIY (V), 8-15
BFGE (I), 9-17	BLE (V), 8-14
BFGE (V), 8-15	BLEQ (V), 8-14
BFGT (I), 9-17	BLGE (V), 8-14
BFGT (V), 8-15	BLGT (V), 8-14
BFLE (I), 9-17	BLLE (V), 8-14
BFLE (V), 8-15	BLLT (V), 8-14
BFLT (I), 9-17	BLNE (V), 8-14
BFLT (V), 8-15	BLR (I), 9-18
BFNE (I), 9-17	BLR (V), 8-15
BFNE (V), 8-15	BLS (I), 9-18
BGE (V), 8-14	BLS (V), 8-15
BGT (V), 8-14	BLT (V), 8-14
BHD1 (I), 9-18	BMEQ (I), 9-17
BHD2 (I), 9-18	BMEQ (V), 8-15
BHD4 (I), 9-18	BMGE (I), 9-17
BHEQ (I), 9-17	BMGE (V), 8-15
BHGE (I), 9-17	BMGT (I), 9-17
BHGT (I), 9-17	BMGT (V), 8-15
BHI1 (I), 9-18	BMLE (I), 9-17
BHI2 (I), 9-18	BMLE (V), 8-15
BHI4 (I), 9-18	BMLT (I), 9-17
BHLE (I), 9-17	BMLT (V), 8-15
BHLT (I), 9-17	BMNE (I), 9-17
BHNE (I), 9-17	BMNE (V), 8-15
BIND linker, 13-3	BNE (V), 8-14
BIX (V), 8-15	

~ ~

Branch instructions, CALL pseudo-operation, 6-4, 12-7 I mode, 9-16 to 9-18 V mode, 8-14, 8-15 CAR (V), 8-10 BRBR (I), 9-17 CAS (V), 8-21 BRBS (I), 9-17 CAZ (V), 8-13 BRD1 (I), 9-18 CCP (IX), 10-4 BRD2 (I), 9-18 CENT pseudo-operation, 6-2 BRD4 (I), 9-18 CGT (I), 9-18 BREQ (I), 9-17 CGT (V), 8-16 BRGE (I), 9-17 CH (I), 9-23 BRGT (I), 9-17 Character and field instructions, I mode, 9-32 BRI1 (I), 9-18 V mode, 8-30 BRI2 (I), 9-18 Character and field operations, 8-28, 9-29 BRI4 (I), 9-18 CHS (I), 9-13 BRLE (I), 9-17 CHS (V), 8-10 BRLT (I), 9-17 CLS (V), 8-21 BRNE (I), 9-17 CMA (V), 8-10 BSS pseudo-operation, 5-13 CMH (I), 9-12 BSZ pseudo-operation, 5-13 CMR (I), 9-12 Buffer space allocation, 5-12 COMM pseudo-operation, 5-13 Command line options, assembler, <u>C</u> 2-2 C (I), 9-23 Comment field, 3-3 function of, 3-13 C language pointer, 1-2 Comment lines, 3-1 C language related instructions, COMMON, FORTRAN-compatible, 5-13 10-3 Computed go to instruction, CAL (V), 8-10 I mode, 9-18 V mode, 8-16 CALF (I), 9-33 CALF (V), 8-31

```
Second Edition
```

6-3

6-2

5-3

```
Concatenation, assembler output
                                      D32I pseudo-operation,
    file, 2-4
                                      D64V pseudo-operation,
Constants,
  address, 5-2
                                      DAC pseudo-operation, 5-2
  character, 5-6
                                        asterisks in operand of,
  decimal, 5-9
                                        for return address storage,
  fixed point, 5-8
                                          5-3
  floating point, 5-9
  hexadecimal, 5-9
                                      DATA pseudo-operation, 5-6
  integer, 5-7
  octal, 5-10
                                      DBLE (I), 9-28
  scaling of, 5-8
  types of, 3-4
                                      DCP (IX), 10-4
  variable field definition,
    5 - 10
                                      Debugging,
                                        program invocation for IPSD,
Continuation line, 3-3
                                          14 - 14
                                        program invocation for VPSD,
CR (I), 9-12
                                          14 - 2
                                        using IPSD, 14-14
CRA (V), 8-9
                                        using VPSD,
                                                    14-2
CRB (V), 8-9
                                      Debugging an assembled program,
                                          14 - 2
CRBL (I), 9-12
                                      DEC pseudo-operation, 5-9
CRBR (I), 9-12
                                      Decimal arithmetic instructions,
CRE (V), 8-9
                                        I mode, 9-25 to 9-27
                                        V mode, 8-23
CRHL (I), 9-12
                                      Decimal conversion and editing
CRHR (I), 9-12
                                          instructions,
                                        I mode, 9-26, 9-27
CRL (V), 8-9
                                        V mode, 8-23
                                      DFA (I), 9-29
CRLE (V), 8-9
                                      DFAD (V), 8-27
Cross reference listing
    symbology, 2-7
                                      DFC (I), 9-28
Cross reference table, assembler,
    2 - 4
                                      DFCM (I), 9-28
CSA (V), 8-10
                                      DFCM (V), 8-26
CSR (I), 9-13
                                      DFCS (V), 8-26
                                      DFD (I), 9-29
                                      DFDV (V), 8-27
D
D (I), 9-25
                                      DFL (I), 9-28
```

DFLD (V), 8-26	DUII pseudo-operation, 6-3
DFLX (V), 8-27	DVL (V), 8-23
DFM (I), 9-29	Dynamic storage, 4-12
DFMP (V), 8-27	DYNM pseudo-operation, 4-11
DFS (I), 9-29	DYNT pseudo-operation, 6-4
DFSB (V), 8-27	
DFST (I), 9-28	<u>E</u>
DFST (V), 8-26	E16S (I), 9-33
DFTB pseudo-operation, 4-6	E16S (V), 8-30
DFVT pseudo-operation, 4-6	E32I (I), 9-33
DH (I), 9-25	E32I (V), 8-30
DH1 (I), 9-12	E32R (I), 9-33
DH2 (I), 9-12	E32R (V), 8-30
DIV (V), 8-23	E32S (I), 9-33
DM (I), 9-25	E32S (V), 8-30
DMH (I), 9-25	E64R (I), 9-33
DR1 (I), 9-12	E64R (V), 8-30
DR2 (I), 9-12	E64V (I), 9-33
DRN (I), 9-29	E64V (V), 8-30
DRN (V), 8-27	EAFA (I), 9-32
DRNM (I), 9-29	EAFA (V), 8-29
DRNM (V), 8-27	EAL (V), 8-20
DRNP (I), 9-29	EALB (I), 9-21
DRNP (V), 8-27	EALB (V), 8-20
DRNZ (I), 9-29	EAR (I), 9-21
DRNZ (V), 8-27	EAXB (I), 9-21
DRX (V), 8-13	EAXB (V), 8-20

ECB pseudo-operation, 6-5, 12-14 EIO (I), 9-34 EIO (V), 8-32 EJCT pseudo-operation, 4-15 ELM pseudo-operation, 6-3 ELSE pseudo-operation, 4-7 ENB (I), 9-34 ENB (V), 8-32 ENBL (I), 9-34 ENBL (V), 8-32 ENBM (I), 9-34 ENBM (V), 8-32 ENBP (I), 9-34 ENBP (V), 8-32 END pseudo-operation, 4-2 • ENDC pseudo-operation, 4-7 ENDM pseudo-operation, 7-3, 11-2 ENT pseudo-operation, 6-7, 12-14 EQU pseudo-operation, 4-13 Equal sign in operand field, 3-11 ERA (V), 8-20 ERL (V), 8-20 Escape character, 3-3 Executing an assembled program, 14 - 1Expression operators, arithmetic, 3-8 logical, 3-8 priority of, 3-9

relational, 3-8 shift, 3-9 Expressions, conventions used in, 3-9 definition of, 3-7 resultant mode of, 3-10 signs in, 3-9 spaces in, 3-9 EXT pseudo-operation, 6-6, 12-7 Extended character set (See Prime ECS) External subroutine, 12-1, 12-7 to 12-14 argument passing to, 12-14 CALL pseudo-operation, 12-7 entrypoint to, 12-8 PCL vs. CALL mechanism, 12-8 to 12-14 PRTN return from, 12-14 returning from, 12-14 role of ECB in, 12-14 SHORTCALL mechanism, 12-15 to 12-20

Expression operators (continued)

F FA (I), 9-29 FAD (V), 8-27 FAIL pseudo-operation, 4-7 FC (I), 9-28 FCDQ (I), 9-28 FCDQ (V), 8-26 FCM (I), 9-28 FCM (V), 8-26 FCM (V), 8-26 FD (I), 9-29 FDBL (V), 8-26

FDV (V), 8-27 Field register instructions, I mode, 9-32 V mode, 8-29 File naming conventions, assembler, 2-3 File usage, assembler, 2-3 FIN pseudo-operation, 5-11 FL (I), 9-28 FLD (V), 8-26 Floating point instructions, I mode, 9-27 I mode accumulator, 9-28 I mode arithmetic, 9-29 I mode conversion, 9-28 I mode rounding, 9-29 V mode, 8-25 V mode accumulator, 8-26 V mode arithmetic, 8-27 V mode conversion, 8-26 V mode load index, 8-27 V mode rounding, 8-27 FLT (I), 9-28 FLTA (V), 8-26 FLTH (I), 9-28 FLTL (V), 8-26 FLX (V), 8-27 FM (I), 9-29 FMP (V), 8-27 FRN (I), 9-29 FRN (V), 8-27 FRNM (I), 9-29 FRNM (V), 8-27 FRNP (I), 9-29

```
FRNP (V), 8-27
FRNZ (I), 9-29
FRNZ (V), 8-27
FS (I), 9-29
FSB (V), 8-27
FSGT (V), 8-26
FSLE (V), 8-26
FSNZ (V), 8-26
FSPL (V), 8-26
FST (I), 9-28
FST (V), 8-26
FSZE (V), 8-26
```

G

General register relative address format, 1-2, 9-6 Generic instructions, I mode register, 9-11 I mode shift, 9-14 V mode accumulator, 8-8 V mode shift, 8-11 V mode skip, 8-12 GO pseudo-operation, 4-7 GRR (<u>See</u> General register relative address format)

<u>H</u>

Header lines, 3-1 HEX pseudo-operation, 5-9 HLT (I), 9-33

HLT (V), 8-31	IH2 (I), 9-12
	ILE (V), 8-9
Ī	IM (I), 9-25
I (I), 9-21	IMA (V), 8-20
I addressing mode, 9-1 to 9-34	IMH (I), 9-25
I mode machine instructions, 9-1 to 9-34	Immediate address format, 1-2, 9-8
IAB (V), 8-9	Impure procedure segment, 4-4
ICA (V), 8-10	INBC (I), 9-34
ICBL (I), 9-12	INBC (V), 8-32
ICBR (I), 9-12	INBN (I), 9-34
ICHL (I), 9-12	INBN (V), 8-32
ICHR (I), 9-12	Indirect pointer related instructions, 10-1
ICL (V), 8-10	
ICP (IX), 10-4	INEC (I), 9-34
ICR (V), 8-10	INEC (V), 8-32
IF pseudo-operation, 4-7	INEN (I), 9-34
IFM pseudo-operation, 4-9	INEN (V), 8-32
IFN pseudo-operation, 4-9	INH (I), 9-34
IFP pseudo-operation, 4-9	INH (V), 8-32
IFTF pseudo-operation, 4-10	INHL (I), 9-34
IFTT pseudo-operation, 4-10	INHL (V), 8-32
IFVF pseudo-operation, 4-10	INHM (I), 9-34
IFVT pseudo-operation, 4-10	INHM (V), 8-32
IFx pseudo-operation, 4-8	INHP (I), 9-34
IFZ pseudo-operation, 4-9	INHP (V), 8-32
IH (I), 9-21	INK (I), 9-13

IH1 (I), 9-12

ł.

Instructions, accumulator generic, V mode, 8 - 8address translation, 8-32 branch, I mode, 9-16 to 9-18 branch, V mode, 8-14, 8-15 C language related, 10-3 character and field, I mode, 9-32 character and field, V mode, 8-30 decimal arithmetic, I mode, 9-25 to 9-27 decimal arithmetic, V mode, 8-23 to 8-25 decimal conversion and editing, I mode, 9-26, 9-27 decimal conversion and editing, V mode, 8-23 to 8-25 direct long form, I mode, 9-1 direct long form, V mode, 8-1 field register, I mode, 9-32 field register, V mode, 8-29 floating point accumulator, I mode, 9-28 floating point accumulator, V mode, 8-26 floating point arithmetic, I mode, 9-29 floating point arithmetic, V mode, 8-27 floating point conversion, I mode, 9-28 floating point conversion, V mode, 8-26 floating point load index, V mode, 8-27 floating point rounding, I mode, 9-29 floating point rounding, V mode, 8-27 floating point, I mode, 9-27 floating point, V mode, 8-25 generic, I mode, 9-11 to 9-16 generic, V mode, 8-8 to 8-13 hardware related, 8-31 indirect long form, I mode, 9-1 indirect long form, V mode, 8 - 1indirect pointer related, 10-1 input/output, 8-32, 9-34 integer arithmetic, I mode, 9-23

Instructions (continued) integer arithmetic, V mode, 8-21 inter-procedure transfer, 8-31, 9-33 interrupt handling, 8-32, 9-34 jump and store, I mode, 9-20 jump and store, V mode, 8-17 jump, I mode, 9-19, 9-20 jump, V mode, 8-16 to 8-18 memory reference, I mode, 9-21 memory reference, V mode, 8-19 memory test and skip, V mode, 8-21 memory test, I mode, 9-23 memory/register logic, I mode, 9-22 memory/register logic, V mode, 8-20 memory/register transfer, I mode, 9-21 memory/register transfer, V mode, 8-19 miscellaneous process related, 8-31, 9-33 miscellaneous restricted, 8-32, 9-34 process exchange, 8-32, 9-34 process related, 8-31, 9-32 process related, I mode, 9-32 process related, V mode, 8-30 queue management, 8-31, 9-33 register generic, I mode, 9-11 restricted, 8-32, 9-34 semaphore, 8-32, 9-34 shift generic, I mode, 9-14 8-11 shift generic, V mode, short form, I mode, 9-1 short form, V mode, 8-1 skip, V mode, 8-12 INT (I), 9-28 INTA (V), 8-26 Integer arithmetic instructions, I mode, 9-23 V mode, 8-21 INTH (I), 9-28 INTL (V), 8-26 Invoking the assembler, 2-1

J IP pseudo-operation, 5-3 JMP (I), 9-19 IPSD, debugging with, 14-14 to 14 - 21JMP (V), 8-17 IPSD, differences between VPSD JSR (I), 9-20, 12-5 and, breakpoints, 14-18 JST (V), 8-18, 12-2 DUMP subcommand, 14-20 erase and kill characters, JSX (V), 8-18, 12-2 14-19 FR subcommand, 14-18 JSXB (I), 9-20, 12-6 GR subcommand, 14-18 HR subcommand, 14-18 JSXB (V), 8-18, 12-3 immediate operands, 14-20 MODE subcommand, 14-17 JSY (V), 8-18, 12-3 PRINT subcommand, 14-18 use with CPL and COMI files, 14-19 Jump instructions, I mode, 9-19, 9-20 V mode, 8-16 to 8-18 IR1 (I), 9-12 IR2 (I), 9-12 IRB (I), 9-12 \mathbf{L} IRH (I), 9-12 L (I), 9-21 Label field, 3-3 IRS (V), 8-21 function of, 3-10 IRTC (I), 9-34 LCC (IX), 10-4IRTC (V), 8-32 LCEQ (I), 9-13 IRTN (I), 9-34 LCEQ (V), 8-10 IRTN (V), 8-32 LCGE (I), 9-13 IRX (V), 8-13 LCGE (V), 8-10 ITLB (I), 9-34 LCGT (I), 9-13 ITLB (V), 8-32 LCGT (V), 8-10 IX addressing mode, 1-2, 10-1 to LCLE (I), 9-13 10 - 4IX mode machine instructions, LCLE (V), 8-10 10-1 to 10-4 LCLT (I), 9-13 LCLT (V), 8-10

LCNE (I), 9-13

LCNE (V), 8-10 LGE (I), 9-14 LDA (V), 8-20LGE (V), 8-11 LDAR (I), 9-21 LGT (I), 9-14 LDC (I), 9-32 LGT (V), 8-11 LDC (V), 8-30 LH (I), 9-21 LHEQ (I), 9-14 LDL (V), 8-20 LHGE (I), 9-14 LDLR (V), 8-20 LDX (V), 8-20 LHGT (I), 9-14 LDY (V), 8-20 LHL1 (I), 9-22 LEQ (I), 9-14 LHL2 (I), 9-22 LEQ (V), 8-11 LHL3 (I), 9-22 LF (I), 9-13 LHLE (I), 9-14LF(V), 8-10 LHLT (I), 9-14 LHNE (I), 9-14 LFEQ (I), 9-14 Line, LFEQ (V), 8-11 comment, 3-1 LFGE (I), 9-14 continuation, 3-3 header, 3-1 LFGE (V), 8-11 statement, 3-1 9-14 LINK pseudo-operation, 4-2 LFGT (I), LFGT (V), 8-11 Linking, using BIND, 13-3 using SEG, 13-2 LFLE (I), 9-14 LFLE (V), 8-11 Linking an assembled program, 13-1 to 13-3 LFLI (I), 9-32 LIOT (I), 9-34 LFLI (V), 8-29 LIOT (V), 8-32 LFLT (I), 9-14 LIP (IX), 10-2 LFLT (V), 8-11 LIR pseudo-operation, 6-4 LFNE (I), 9-14 LIST pseudo-operation, 4-15 LFNE (V), 8-11 Listing format, assembler, 2-4

```
Literals,
  control of placement of, 5-11
  I mode processing of, 3-13
  in operand field, 3-11
  processing at END statement,
    4 - 2
  V mode processing of, 3-13
  values defined by expressions,
    3-12
LLE (I), 9-14
          8-11
LLE (V),
LLEQ (V), 8-11
LLGE (V),
          8-11
LLGT (V), 8-11
LLL (V), 8-12
LLLE (V), 8-11
LLLT (V),
           8-11
LLNE (V),
          8-11
LLR (V), 8-12
LLS (V), 8-12
                                      М
LLT (I),
          9-14
LLT (V),
          8-11
          9-14
LNE (I),
LNE (V), 8-11
Local subroutine, 12-1 to 12-5
  calling in I mode, 12-5, 12-6
  calling in V mode, 12-2 to
    12-5
  JSR call,
             12 - 5
  JST call,
             12-2
  JSX call,
             12-2
  JSXB call (I mode),
                       12-6
  JSXB call (V mode),
                       12-3
  JSY call, 12-3
Location counter,
  mode and value of,
                      4-3
```

```
Long form instructions,
 I mode direct, 9-1
 I mode indirect, 9-1
 V mode direct, 8-1
 V mode indirect, 8-1
LPID (I),
           9-34
LPID (V),
           8-32
LPSW (I),
           9-34
LPSW (V), 8-32
LRL (V), 8-12
LRR (V),
          8-12
LRS (V), 8-12
LSMD pseudo-operation,
                        4-15
LSTM pseudo-operation,
                       4-15
LT (I),
         9-13
LT (V), 8-10
M (I), 9-25
MAC pseudo-operation, 7-3, 11-2
Machine instruction statement,
```

Machine instructions, (<u>See also</u> Instructions) I mode, 9-1 to 9-34 IX mode, 10-1 to 10-4 V mode, 8-1 to 8-33

3-2, 3-16

Macro, argument identifier, 11-7 argument reference, 7-2, 11-2, 11-3, 11-5 argument substitution, 11-5 argument value, 7-2, 11-2, 11-5 attribute references, 11-4 calling a, 7-2

Macro (continued) code groups, 7-3 conditional assembly in, 11-5, 11-9 definition block, 7-2, 7-3 dummy word, 11-2, 11-6 listing control, 11-9 local labels, 11-4 name, 7-2, 7-3, 11-1, 11-2 nesting, 11-8 placement of in program, 7-3, 11-2 Macro call, 3-2, 7-2, 11-1, 11-4 using as documentation, 11-6 Macro definition, 3-2, 11-1, 11 - 2Macro facility, 11-1 to 11-10 Memory reference instructions, I mode, 9-21 V mode, 8-19 Memory test and skip instructions, V-mode, 8-21 Memory test instructions, I mode, 9-23 Memory/register logic instructions, I mode, 9-22 V mode, 8-20 Memory/register transfer instructions, I mode, 9-21 V mode, 8-19 Messages, assembler, 2-4 MH (I), 9-25 MPL (V), 8-23 MPY (V), 8-23

Ν

N (I), 9-22 NFYB (I), 9-34 NFYB (V), 8-33 NFYE (I), 9-34 NFYE (V), 8-33 NH (I), 9-22 NLSM pseudo-operation, 4-15 NLST pseudo-operation, 2-4, 4-15 NOP (I), 9-33 NOP (V), 8-31

<u>o</u>

O (I), 9-22 OCT pseudo-operation, 5-10 OH (I), 9-22 Operand field, 3-3 function of, 3-11 function of equal sign in, 3-12 functions of asterisk in, 3-11 literals in, 3-11 Operation field, 3-3 function of, 3-11 ORA (V), 8-20 ORG pseudo-operation, 4-3 OTK (I), 9-13

Ρ

PCL (I), 9-33

PCL (V), 8-31 PCL vs. CALL mechanism, 12-8 to 12 - 14PCVH pseudo-operation, 4-16 PID (I), 9-24 PIDA (V), 8-22 PIDH (I), 9-24 PIDL (V), 8-22 PIM (I), 9-24 PIMA (V), 8-22 PIMH (I), 9-24 PIML (V), 8-22 Pointer, argument, 5-2 C language, 1-2 indirect, 5-2, 5-3 to external module, 5-3 Prime ECS, 1-2, C-1 Assembly programming considerations, C-6 Character entry formats, C-2 to C-5 Character set table, C-7 to C-15 Special meanings of some characters, C-5 Terminal requirements for, C-2 Prime Extended Character Set (See Prime ECS) PROC pseudo-operation, 4-3 Program debugging, 14-2 Program execution, 14-1 Program linking, 13-1 to 13-3 Program structure, 3-17 PRTN (I), 9-33

PRTN (V), 8-31 PRTN return from external subroutine, 12-14 Pseudo-operations, 3-2 address definition (AD), 5-2 AP, 5-2 assembly control (AC), 4-1 BACK, 4-5 BCI, 5-5 BCZ, 5-5 BES, 5-13 BSS, 5-13 BSZ, 5-13 CALL, 6-4, 12-7 CENT, 6-2 classes of, 3-14 COMM, 5-13 conditional assembly (CA), 4-5 D32I, 6-3 D64V, 6-2 DAC, 5-2 DATA, 5-6 data definition (DD), 5-4 DEC, 5-9 DFTB, 4-6 4-6 DFVT, 6-3 DUII, DYNM, 4-11 DYNT, 6-4ECB, 6-5, 12-14 EJCT, 4-15 ELM, 6-3 ELSE, 4-7END, 4-2 ENDC, 4-7ENDM, 7-3, 11-2 ENT, 6-7, 12-14 4-13 EQU, EXT, 6-6, 12-7 FAIL, 4-7 FIN, 5-11 functions of, 3-13 4-7 GO, 5-9 HEX, 4-7 IF, IFM, 4-9 IFN, 4-9 IFP, 4-9 IFTF, 4-10 IFTT, 4-10 IFVF, 4-10 IFVT, 4-10

QFCM (V), 8-26 Pseudo-operations (continued) IFx, 4-8 IFZ, 4-9 QFCS (V), 8-26 IP, 5-3 LINK, 4-2 QFDV (I), 9-29 LIR, 6-4 LIST, 4-15 8-27 QFDV (V), list of, 3-15 listing control (LC), 4-14 QFLD (I), 9-28 literal control (LT), 5-11 loader control (LD), 6-1, 6-2 QFLD (V), 8-26 LSMD, 4-15 LSTM, 4-15 QFLX (V), 8-27 MAC, 7-3, 11-2 macro definition (MD), 7-1 QFMP (I), 9-29 NLSM, 4-15 NLST, 2-4, 4-15 QFMP (V), 8-27 OCT, 5-10 ORG, 4-3 QFSB (I), 9-29 PCVH, 4-16 PROC, 4-3 QFSB (V), 8-27 program linking (PL), 6-4 RLIT, 5-11 QFST (I), 9-28 SAY, 7-3 SCT, 7-3 QFST (V), 8-26 SCTL, 7-6 SEG, 4-3 QINQ (I), 9-28 SEGR, 4-4SET, 4-13 QINQ (V), 8-26 storage allocation (SA), 5-12 SUBR, 6-7 QIQR (I), 9-28 symbol defining (SD), 4-11 SYML, 6-7 QIQR (V), 8-26 VFD, 5-10 XAC, 5-4 QMCS (V), 8-26 XSET, 4-13 PTLB (I), 9-34

PTLB (V), 8-32 Pure procedure segment, 4-4

<u>Q</u>

QFAD (I), 9-29 QFAD (V), 8-27 QFC (I), 9-28 QFCM (I), 9-28 R

RBQ (I), 9-33
RBQ (V), 8-31
RCB (I), 9-13
RCB (V), 8-10
Register to register address
format, 1-2, 9-7

```
SCB (V), 8-10
Registers,
  correspondence between V mode
                                     SCC (IX), 10-4
   and I mode, 8-7, 9-10
 saving and restoring, 8-7, 9-9
                                     SCT pseudo-operation, 7-3
 size of, 8-6, 9-9
 visible to I mode programs,
                                     SCTL pseudo-operation, 7-6
    9-9
 visible to V mode programs,
                                     SEG linker, 13-2
    8-6
                                     SEG pseudo-operation, 4-3
RLIT pseudo-operation, 5-11
RMC (I), 9-34
                                     Segment number, 8-1, 9-1
RMC (V), 8-33
                                     SEGR pseudo-operation, 4-4
                                     SET pseudo-operation, 4-13
ROT (I), 9-16
                                     SGT (V), 8-13
RRST (I), 9-22
                                     SH (I), 9-25
RRST (V), 8-20
                                     SHA (I), 9-16
RSAV (I), 9-22
                                     SHL (I), 9-15
RSAV (V), 8-20
                                     SHL1 (I), 9-15
RTQ (I), 9-33
RTQ (V), 8-31
                                     SHL2 (I), 9-15
                                     Short form instructions,
RTS (I), 9-34
                                       V mode, 8-1
RTS (V), 8-33
                                     Short form instructions, I mode,
                                         9-1
                                     Shortcall, 1-2
s
S (I), 9-25
                                     SHORTCALL mechanism, external
                                         subroutine, 12-15 to 12-20
S1A (V), 8-9
                                     SHR1 (I), 9-15
S2A (V), 8-9
                                     SHR2 (I), 9-15
SAR (V), 8-13
                                     SKP (V), 8-13
SAS (V), 8-13
                                     SL1 (I),
                                               9-15
SAY pseudo-operation, 7-3
                                     SL2 (I), 9-15
SBL (V), 8-23
                                     SLE (V), 8-13
SCB (I), 9-13
                                     SLN (V), 8-13
```

SLZ (V), 8-13	Statement field, comment, 3-3
SMCR (V), 8-31	label, 3-3 operand, 3-3
SMCS (V), 8-31	operation, 3-3
SMI (V), 8-13	Statement lines, 3-1
SNZ (V), 8-13	STC (I), 9-32
SPL (V), 8-13	STC (V), 8-30
SR1 (I), 9-15	STCD (I), 9-22
SR2 (I), 9-15	STCH (I), 9-22
SRC (V), 8-13	STEX (I), 9-33
SSC (V), 8-13	STEX (V), 8-31
SSM (I), 9-13	STFA (I), 9-32
SSM (V), 8-10	STFA (V), 8-29
SSP (I), 9-13	STH (I), 9-22
SSP (V), 8-10	STL (V), 8-20
SSSN (I), 9-33	STLC (V), 8-20
SSSN (V), 8-31	STLR (V), 8-20
ST (I), 9-22	STPM (I), 9-34
STA (V), 8-20	STPM (V), 8-33
STAC (V), 8-20	Structure of a program, 3-17
Stack frame, 4-11, 5-2 (See also ECB pseudo-operation)	STTM (I), 9-33
	STTM (V), 8-31
STAR (I), 9-22	STX (V), 8-20
Statement, machine instruction, 3-2, 3-16	STY (V), 8-20
macro call, 3-2 macro definition, 3-2	SUB (V), 8-23
pseudo-operation, 3-2 syntax, 3-3 types of, 3-2	SUBR pseudo-operation, 6-7
Statement elements, constants, 3-4 symbols, 3-4	Subroutine, (<u>See also</u> external subroutine; local subroutine) entrypoint, 12-10, 12-14 external, 12-1, 12-7 to 12-14

Subroutine (continued) external call, 12-7 local, 12-1 to 12-5 local call in I mode, 12-5, 12 - 6local call in V mode, 12-2 to 12 - 5transferring control to (See CALL pseudo-operation; ECB pseudo-operation) SVC (I), 9-33 SVC (V), 8-31 Symbol table, in conditional assembly, 4-6, 4-9, 4-10 Symbol table, assembler, 1-1, 2-1 Symbology, assembler listing, 2-6 cross reference listing, 2-7 Symbols, characters allowed in, 3-4 SYML pseudo-operation, 6-7 Syntax, statement, 3-3

SZE (V), 8-13

T

TAB (V), 8-9 TAK (V), 8-9, 8-10 TAX (V), 8-9 TAY (V), 8-9 TBA (V), 8-9 TC (I), 9-12 TCA (V), 8-10 TCH (I), 9-12

TCL (V), 8-10 TCNP (IX), 10-4Term, definition of, 3-5 determining the mode of, 3-6, 3-7 examples of, 3-5 mode of, 3-6 value of, 3-5 TFLL (V), 8-29 TFLR (I), 9-32 TKA (V), 8-9, 8-10 TLFL (V), 8-29 TM (I), 9-23 TMH (I), 9-23 Transferring control to subroutines (See CALL pseudo-operation; ECB pseudo-operation) 9-32 TRFL (I), TSTQ (I), 9-33 TSTQ (V), 8-31 TXA (V), 8-9 TYA (V), 8-9

Ū

Unimplemented instruction package (See DUII pseudo-operation; LIR pseudo-operation)

<u>v</u>

V addressing mode, 8-1 to 8-33

V mode machine instructions, 8-1 W to 8-33 WAIT (I), 9-34 Value table, in conditional assembly, 4-6, WAIT (V), 8-33 4-9, 4-10 VFD pseudo-operation, 5-10 Х VPSD debugger, description, 14-2 to 14-13 X (I), 9-22 input/output formats, 14-4 subcommand line format, 14-3 XAC pseudo-operation, 5-4 VPSD subcommands, XAD (I), 9-27 ACCESS, 14-6 BREAKPOINT, 14-6 XAD (V), 8-25 BREGISTER, 14-8 COPY, 14-8 XBTD (I), 9-27 DUMP, 14-8 EFFECTIVE, 14-9 XBTD (V), 8-25 EXECUTE, 14-9 FA, 14-9 XCA (V), 8-9 FILL, 14-9 FL, 14-10 XCB (V), 8-9 KEYS, 14-10 LIST, 14-10 XCM (I), 9-27 LR, 14-10 MODE, 14-10 XCM (V), 8-25 NOT-EQUAL, 14-10 OPEN, 14-11 XDTB (I), 9-27 PRINT, 14-11 PROCEED, 14-11 XDTB (V), 8-25 QUIT, 14-11 RELOCATE, 14-11 XDV (I), 9-27 RUN, 14-11 SB, 14-12 XDV (V), 8-25 SEARCH, 14-12 SN, 14-12 XEC (V), 8-31 UPDATE, 14-12 VERSION, 14-12 XED (I), 9-27 WHERE, 14-12 XB, 14-13 XED (V), 8-25 XREGISTER, 14-13 YREGISTER, 14-13 XH (I), 9-22 ZERO, 14-13 XMP (I), 9-27 VPSD, debugging with, 14-2 to 14-13 XMP (V), 8-25 XMV (I), 9-27

XMV (V), 8-25

Second Edition

X-20

XSET pseudo-operation, 4-13

<u>Z</u>

.

ZCM (I),	9-32
ZCM (V),	8-30
ZED (I),	9-32
ZED (V),	8-30
ZFIL (I),	9-32
ZFIL (V),	8-30
ZM (I),	9-25
ZMH (I),	9-25
ZMV (I),	9-32
ZMV (V),	8-30
ZMVD (I),	9-32
ZMVD (V),	8-30
ZTRN (I),	9-32
ZTRN (V),	8-30

For your convenience in locating subjects in the three volumes listed below, a composite index is presented on the following pages. Each entry includes one or more two-letter codes indicating the volume or volumes in which the subject is discussed. Each code is followed by one or more chapter-page references. Thus, the entry

BDY (V), AL: 8-15; IS: 2-16

indicates that information on the V-mode BDY instruction can be found on page 8-15 of the <u>Assembly Language Programmer's Guide</u> and on page 2-16 of the <u>Instruction Sets Guide</u>.

Key to Master Index:

Abbreviation	Document Title	Document Number
AL	Assembly Language Programmer's Guide	DOC3059-2LA
IS	Instruction Sets Guide	DOC9474-2LA
SA	System Architecture Reference Guide	DOC9473-2LA

Composite Index

A

A (I), AL: 9-25; IS: 3-7 A1A (V), AL: 8-9; IS: 2-7 A2A (V), AL: 8-9; IS: 2-7 ABQ (I), AL: 9-33; IS: 3-7 ABQ (V), AL: 8-31; IS: 2-7 ACA (V), AL: 8-10; IS: 2-8 Access rights, for segments, SA: 4-16 gate access, SA: 8-7 validation during memory access, SA: 4-21 values and their meanings, SA: 4-22 ACP (IX), AL: 10-4; IS: 3-8 ADD (V), AL: 8-23; IS: 2-8 Address, effective, AL: 8-1, 9-1 I mode direct, AL: 9-3 I mode indexed, AL: 9-3 I mode indirect, AL: 9-3

Address (continued) I mode indirect indexed, AL: 9-4 V mode direct, AL: 8-2 V mode indexed, AL: 8-3 V mode indirect, AL: 8-3 V mode indirect indexed, AL: 8-4 virtual, AL: 8-1, 9-1 Address constant, AL: 5-2 Address format, general register relative, AL: 1-2, 9-6 immediate, AL: 1-2, 9-8 register to register, AL: 1-2, 9-7 Address formation, DMx, SA: 11-21 Address manipulation instructions, SA: 6-9 Address translation, details of operation, SA: 4-26 mechanism, SA: 4-26 STLB, SA: 1-4 timing information, SA: 4-24

Address traps, 32R mode, SA: 3-24 64R mode, SA: 3-27 64V mode, SA: 3-16 action for 64V mode short, SA: 3-33, B-7 discussion, SA: 3-31 register file correspondence, SA: 3-34 Addressing, address formation, SA: 3-8 components of virtual address, SA: 3-2 direct, SA: 3-8 discussion, SA: 3-1, B-6 general register relative, AL: 9-6 GRR, SA: 3-10 immediate, AL: 9-8 indexed, SA: 3-8 indirect, SA: 3-8 indirect indexed, SA: 3-10 instructions, SA: 6-9 modes, SA: 3-10 register file, SA: 9-21 register to register, AL: 9-7 traps (See Address traps) units of information, SA: 3-1 Addressing mode, changing within a program, (See also D32I pseudo-operation; D64V pseudo-operation) discussion, SA: 3-10 I, AL: 9-1 to 9-34 IX, AL: 1-2, 10-1 to 10-4 matching program and loader (See ELM pseudo-operation) mnemonics table, SA: 3-13 summary table, SA: 3-14 V, AL: 8-1 to 8-33 ADL (V), AL: 8-23; IS: 2-9 ADLL (V), AL: 8-10; IS: 2-9 ADLR (I), AL: 9-13; IS: 3-8 AH (I), AL: 9-25; IS: 3-9 AIP (IX), AL: 10-2; IS: 3-9

Air flow sensor, SA: 10-18 ALFA (V), AL: 8-29; IS: 2-10 Alignment, burst-mode DMA, SA: 11-18 burst-mode DMT, SA: 11-20 DMC control word, SA: 11-19 ECB in gate segments, SA: 8-7 PCB, SA: 9-2, C-3 QCB address, SA: 11-21 QCBs, SA: 6-42 queues, SA: 6-43 ALL (V), AL: 8-12; IS: 2-10 ALR (V), AL: 8-12; IS: 2-11 ALS (V), AL: 8-12; IS: 2-11 ANA (V), AL: 8-20; IS: 2-11 ANL (V), AL: 8-20; IS: 2-12 AP pseudo-operation, AL: 5-2 Architecture, dual-stream, SA: B-3 Prime 6350, SA: 1-10 single-stream, SA: 1-2 ARFA (I), AL: 9-32; IS: 3-10 ARGT (I), AL: 9-33; IS: 3-10 ARGT (V), AL: 8-31; IS: 2-12 Argument pointers, calculating and storing, SA: 8-12 discussion, SA: 8-6 Argument templates, discussion, SA: 8-6, 8-11 format, SA: 8-6 Arguments, passing (See ECB pseudo-operation) Arithmetic logic unit, SA: 1-5 Arithmetic overflow, SA: 5-9

Arithmetic overflow instructions, SA: 5-9 Arithmetic shift instructions, SA: 6-14 ARL (V), AL: 8-12; IS: 2-12 ARR (V), AL: 8-12; IS: 2-13 ARS (V), AL: 8-12; IS: 2-13 Assembler, attributes, AL: 1-1, 11-3 attributes, list of, AL: 11-10 command line options, AL: 2-2 cross reference table, AL: 2-4 escape character, AL: 3-3 file naming conventions, AL: 2-3 file usage, AL: 2-3 invoking, AL: 2-1 listing format, AL: 2-4 listing symbology, AL: 2-6 messages, AL: 2-4 output file concatenation, AL: 2-4 symbol table, AL: 1-1, 2-1 Asterisk, in operand field, AL: 3-10 use in DAC pseudo-operation, AL: 5-3 ATQ (I), AL: 9-33; IS: 3-11 ATQ (V), AL: 8-31; IS: 2-13 Attributes, assembler, AL: 1-1, 11-3 list of, AL: 11-10 Auxiliary base (XB), alteration by PCL, SA: 8-15 base register field, SA: 3-7 indirect pointer calculation, SA: 8-11 introduction, SA: 3-4

B

BACK pseudo-operation, AL: 4-5

Backward threaded stack frames, SA: 8-3 Base registers, discussion, SA: 3-3, 3-7 format, SA: 3-3 instructions, SA: 6-9 relationship to offsets, SA: 3 - 4Battery backup capability, SA: 1-10 BCEQ (I), AL: 9-17; IS: 3-12 BCEQ (V), AL: 8-15; IS: 2-14 BCGE (I), AL: 9-17; IS: 3-12 BCGE (V), AL: 8-15; IS: 2-14 BCGT (I), AL: 9-17; IS: 3-12 BCGT (V), AL: 8-15; IS: 2-14 BCI pseudo-operation, AL: 5-5 BCLE (I), AL: 9-17; IS: 3-12 BCLE (V), AL: 8-15; IS: 2-14 BCLT (I), AL: 9-17; IS: 3-13 BCLT (V), AL: 8-15; IS: 2-15 BCNE (I), AL: 9-17; IS: 3-13 BCNE (V), AL: 8-15; IS: 2-15 BCR (I), AL: 9-18; IS: 3-13 BCR (V), AL: 8-15; IS: 2-15 BCS (I), AL: 9-18; IS: 3-13 BCS (V), AL: 8-15; IS: 2-15 BCZ pseudo-operation, AL: 5-5 BDX (V), AL: 8-15; IS: 2-16 BDY (V), AL: 8-15; IS: 2-16

Beat rate, SA: 1-7

Beginning of list, SA: 9-5	BHLT (I), AL: 9-17; IS: 3-18
BEQ (V), AL: 8-14; IS: 2-16	BHNE (I), AL: 9-17; IS: 3-18
BES pseudo-operation, AL: 5-13	Binary numbers, SA: 6-3, 6-4
BFEQ (I), AL: 9-17; IS: 3-14	BIND linker, AL: 13-3
BFEQ (V), AL: 8-15; IS: 2-16	Bit manipulation instructions, SA: 6-2
BFGE (I), AL: 9-17; IS: 3-14	Bits, SA: 3-1
BFGE (V), AL: 8-15; IS: 2-17	BIX (V), AL: 8-15; IS: 2-19
BFGT (I), AL: 9-17; IS: 3-14	BIY (V), AL: 8-15; IS: 2-19
BFGT (V), AL: 8-15; IS: 2-17	BLE (V), AL: 8-14; IS: 2-19 BLE (V), AL: 8-14; IS: 2-19
BFLE (I), AL: 9-17; IS: 3-14	
BFLE (V), AL: 8-15; IS: 2-17	BLEQ (V), AL: 8-14; IS: 2-20
BFLT (I), AL: 9-17; IS: 3-14	BLGE (V), AL: 8-14; IS: 2-20
BFLT (V), AL: 8-15; IS: 2-18	BLGT (V), AL: 8-14; IS: 2-20
BFNE (I), AL: 9-17; IS: 3-14	BLLE (V), AL: 8-14; IS: 2-20
BFNE (V), AL: 8-15; IS: 2-18	BLLT (V), AL: 8-14; IS: 2-21
BGE (V), AL: 8-14; IS: 2-18	BLNE (V), AL: 8-14; IS: 2-21
BGT (V), AL: 8-14; IS: 2-19	BLR (I), AL: 9-18; IS: 3-19
BHD1 (I), AL: 9-18; IS: 3-16	BLR (V), AL: 8-15; IS: 2-21
BHD2 (I), AL: 9-18; IS: 3-16	BLS (I), AL: 9-18; IS: 3-19
BHD4 (I), AL: 9-18; IS: 3-16	BLS (V), AL: 8-15; IS: 2-21
BHEQ (I), AL: 9-17; IS: 3-16	BLT (V), AL: 8-14; IS: 2-22
BHGE (I), AL: 9-17; IS: 3-17	BMEQ (I), AL: 9-17; IS: 3-19
BHGT (I), AL: 9-17; IS: 3-17	BMEQ (V), AL: 8-15; IS: 2-22
BHI1 (I), AL: 9-18; IS: 3-17	BMGE (I), AL: 9-17; IS: 3-19
BHI2 (I), AL: 9-18; IS: 3-17	BMGE (V), AL: 8-15; IS: 2-22
BHI4 (I), AL: 9-18; IS: 3-18	BMGT (I), AL: 9-17; IS: 3-20
	BMGT (V), AL: 8-15; IS: 2-23
BHLE (I), AL: 9-17; IS: 3-18	BMLE (I), AL: 9-17; IS: 3-20

BMLE (V), AL: 8-15; IS: 2-23 IS: 3-20 BMLT (I), AL: 9-17; BMLT (V), AL: 8-15; IS: 2-23 BMNE (I), AL: 9-17; IS: 3-20 BMNE (V), AL: 8-15; IS: 2-23 BNE (V), AL: 8-14; IS: 2-24 Boolean operations, SA: 6-2 Branch cache, SA: 1-9, 10-39 Branch instructions, SA: 7-1 I mode, AL: 9-16 to 9-18 V mode, AL: 8-14, 8-15 BRBR (I), AL: 9-17; IS: 3-21 BRBS (I), AL: 9-17; IS: 3-21 BRD1 (I), AL: 9-18; IS: 3-21 BRD2 (I), AL: 9-18; IS: 3-22 BRD4 (I), AL: 9-18; IS: 3-22 Breaks, discussion, SA: 10-1 SA: 10-2 summary of, BREQ (I), AL: 9-17; IS: 3-22 BRGE (I), AL: 9-17; IS: 3-22 BRGT (I), AL: 9-17; IS: 3-23 IS: 3-23 BRI1 (I), AL: 9-18; BRI2 (I), AL: 9-18; IS: 3-23 BRI4 (I), AL: 9-18; IS: 3-23 BRLE (I), AL: 9-17; IS: 3-24 BRLT (I), AL: 9-17; IS: 3-24 BRNE (I), AL: 9-17; IS: 3-24 BSS pseudo-operation, AL: 5-13

- BSZ pseudo-operation, AL: 5-13
- Buffer space allocation, AL: 5-12
- Burst-mode DMA, SA: 11-18
- Burst-mode DMT, SA: 11-20

Bytes, SA: 3-1

<u>C</u>

C (I), AL: 9-23; IS: 3-25 C language character pointer, SA: 3-4, 3-11, 3-20 C language pointer, AL: 1-2 C language related instructions, AL: 10-3 Cabinet overtemperature sensor, SA: 10-18 Cache memory, access details, SA: 4-22 branch cache, SA: 1-9 details of access, SA: 4-19, B-10 discussion, SA: 1-2, 1-10, 2-3, 4-14 entry format, SA: 4-14, B-10 inhibiting use of, SA: 4-17, 4-18 introduction, SA: 1-2, B-2 invalidation by stream synchronization unit, SA: в-3 invalidation via IOTLB, SA: 11-15, B-28 sizes and hit rates, SA: 2-3, B-5 use during address conversion, SA: 4-2 virtual mapping, SA: 4-22 CAL (V), AL: 8-10; IS: 2-25 CALF (I), AL: 9-33; IS: 3-25

CALF (V), AL: 8-31; IS: 2-25 Checks, CALL pseudo-operation, AL: 6-4, 12 - 7Called procedure, SA: 8-2 Callee, SA: 8-2 Caller, SA: 8-2 Calling procedure, SA: 8-2 Calls, SA: 8-1 CAR (V), AL: 8-10; IS: 2-25 CAS (V), AL: 8-21; IS: 2-25 CAZ (V), AL: 8-13; IS: 2-26 CBIT, SA: 5-9 CCP (IX), AL: 10-4; IS: 3-25 CEA, IS: 2-26 CENT pseudo-operation, AL: 6-2 CGT (I), AL: 9-18; IS: 3-26 CGT (V), AL: 8-16; IS: 2-26 CH (I), AL: 9-23; IS: 3-26 Character and field instructions, I mode, AL: 9-32 V mode, AL: 8-30 Character and field operations, AL: 8-28, 9-29 Character manipulation, examples, SA: 6-39 field operation instructions, SA: 6-17 instructions, SA: 6-38 Character strings, as floating-point numbers, SA: 6-26 instructions, SA: 6-38 manipulation of, SA: 6-39

diagnostic status words, SA: 10-21 discussion, SA: 10-18 handler, SA: 10-18 handler operation, SA: 10-35 header format, SA: 10-21 MCM field, SA: 10-34 reporting modes, SA: 10-35 traps, SA: 10-36 traps produced by checks and their actions, SA: 10-37, B-26 types of, SA: 10-18, 10-36 vectors, SA: 10-21 Checksum instructions, SA: 6-2 CHS (I), AL: 9-13; IS: 3-27 CHS (V), AL: 8-10; IS: 2-27 Clear register/memory instructions, SA: 6-16 CLS (V), AL: 8-21; IS: 2-27 CMA (V), AL: 8-10; IS: 2-27 CMH (I), AL: 9-12; IS: 3-27 CMR (I), AL: 9-12; IS: 3-27 COMM pseudo-operation, AL: 5-13 Command line options, assembler, AL: 2-2 Comment field, AL: 3-3 function of, AL: 3-13 Comment lines, AL: 3-1 COMMON, FORTRAN-compatible, AL: 5-13 Components of an instruction, SA: 3-5 Computed go to instruction, I mode, AL: 9-18 V mode, AL: 8-16

Concatenation, assembler output file, AL: 2-4 Concealed stack, SA: 10-10 Concurrency control, Prime 850 locks, SA: B-3, B-5 Condition codes, SA: 5-9 Constants, address, AL: 5-2 character, AL: 5-6 decimal, AL: 5-9 fixed point, AL: 5-8 floating point, AL: 5-9 hexadecimal, AL: 5-9 integer, AL: 5-7 octal, AL: 5-10 scaling of, AL: 5-8 types of, AL: 3-4 variable field definition, AL: 5 - 10Continuation line, AL: 3-3 Control store, SA: 1-4, B-2 Control word format for decimal instructions, SA: 6-34 Controller, address, SA: 11-4 discussion, SA: 11-1 relationship to processor, SA: 11 - 1Controller address field, SA: 11 - 4CPUNUM, SA: C-3 CR (I), AL: 9-12; IS: 3-27 CRA (V), AL: 8-9; IS: 2-28 CRB (V), AL: 8-9; IS: 2-28 CRBL (I), AL: 9-12; IS: 3-27 CRBR (I), AL: 9-12; IS: 3-27 CRE (V), AL: 8-9; IS: 2-28

```
CRHL (I), AL: 9-12; IS: 3-28
CRHR (I), AL: 9-12; IS: 3-28
CRL (V), AL: 8-9; IS: 2-28
CRLE (V), AL: 8-9; IS: 2-28
Cross reference listing
   symbology, AL: 2-7
Cross reference table, assembler,
   AL: 2-4
CSA (V), AL: 8-10; IS: 2-29
CSR (I), AL: 9-13; IS: 3-28
```

D

D (I), AL: 9-25; IS: 3-29 D32I pseudo-operation, AL: 6-3 D64V pseudo-operation, AL: 6-2 DAC pseudo-operation, AL: 5-2 asterisks in operand of, AL: 5-3 for return address storage, AL: 5-3 DAD, IS: 2-30 Data movement instructions, SA: 6-10 DATA pseudo-operation, AL: 5-6 Datatypes, discussion, SA: 6-1 summary with applicable I mode instructions, SA: 6-49 summary with applicable R mode instructions, SA: 6-47 summary with applicable S mode instructions, SA: 6-47 summary with applicable V mode instructions, SA: 6-47

DBL, IS: 2-30

DBLE (I), AL: 9-28; IS: 3-29 DCP (IX), AL: 10-4; IS: 3-29 Debugging, program invocation for IPSD, AL: 14-14 program invocation for VPSD, AL: 14-2 using IPSD, AL: 14-14 using VPSD, AL: 14-2 Debugging an assembled program, AL: 14-2 DEC pseudo-operation, AL: 5-9 Decimal arithmetic instructions, I mode, AL: 9-25 to 9-27 V mode, AL: 8-23 Decimal conversion and editing instructions, I mode, AL: 9-26, 9-27 V mode, AL: 8-23 Decimal data, accuracy, SA: 6-36 control word format, SA: 6-34 packed, SA: 6-33 precision, SA: 6-36 register use, SA: 6-36 sign/digit representations for unpacked, SA: 6-33 types, SA: 6-35 unpacked, SA: 6-32 Descriptor Table Address Register, SA: 4-15, 4-29 DFA (I), AL: 9-29; IS: 3-30 DFAD (V), AL: 8-27; IS: 2-31 DFC (I), AL: 9-28; IS: 3-30 DFCM (I), AL: 9-28; IS: 3-31 DFCM (V), AL: 8-26; IS: 2-31 DFCS (V), AL: 8-26; IS: 2-32 DFD (I), AL: 9-29; IS: 3-31

DFDV (V), AL: 8-27; IS: 2-32 DFL (I), AL: 9-28; IS: 3-32 DFLD (V), AL: 8-26; IS: 2-33 DFLX (V), AL: 8-27; IS: 2-33 DFM (I), AL: 9-29; IS: 3-32 DFMP (V), AL: 8-27; IS: 2-33 DFS (I), AL: 9-29; IS: 3-32 DFSB (V), AL: 8-27; IS: 2-34 DFST (I), AL: 9-28; IS: 3-33 DFST (V), AL: 8-26; IS: 2-34 DFTB pseudo-operation, AL: 4-6 DFVT pseudo-operation, AL: 4-6 DH (I), AL: 9-25; IS: 3-33 DH1 (I), AL: 9-12; IS: 3-34 DH2 (I), AL: 9-12; IS: 3-34 Diagnostic status words, list of, SA: 10-21 setting by multiple checks, SA: 10-35 value after checks, SA: 10-34 Direct addressing, SA: 3-8 Direct memory access (See DMA) Direct memory access methods (See DMx) Direct memory control, SA: 11-19 Direct memory queue, SA: 6-41, 6-45, 11-21 Direct memory transfer, SA: 11-20 Dispatcher, discussion, SA: 9-16 operation, SA: 9-27, B-18

Dispatcher (continued) operation on Prime 850, SA: C-11 Displacement, SA: 3-4, 3-7 DIV (V), AL: 8-23; IS: 2-35 DLD, IS: 2-36 DM (I), AL: 9-25; IS: 3-34 DMA, burst-mode, SA: 11-18 discussion, SA: 11-16 extended, SA: 11-19 register file, SA: 9-21 servicing a request, SA: 11-17 DMC, SA: 11-19 DMH (I), AL: 9-25; IS: 3-35 DMQ, SA: 11-21 physical queues, SA: 6-41 queue operations, SA: 6-45 DMT, SA: 11-20 burst-mode, SA: 11-20 DMx, address formation, SA: 11-21 discussion, SA: 11-10 DMA, SA: 11-16 DMC, SA: 11-19 DMQ, SA: 11-21 DMT, SA: 11-20 IOTLB, SA: 11-14 mapped I/O, SA: 11-13, B-27 transfer rates, SA: 11-12 Double precision floating-point, SA: 6-19 DR1 (I), AL: 9-12; IS: 3-35 DR2 (I), AL: 9-12; IS: 3-35 DRN (I), AL: 9-29; IS: 3-35 DRN (V), AL: 8-27; IS: 2-36 DRNM (I), AL: 9-29; IS: 3-36

DRNM (V), AL: 8-27; IS: 2-37 DRNP (I), AL: 9-29; IS: 3-36 DRNP (V), AL: 8-27; IS: 2-37 DRNZ (I), AL: 9-29; IS: 3-37 DRNZ (V), AL: 8-27; IS: 2-38 DRX (V), AL: 8-13; IS: 2-38 DSB, IS: 2-38 DST, IS: 2-39 DSWPARITY, format for Prime 2350 to 2755, SA: 10-29 format for Prime 6350, SA: 10-22 format for Prime 750, SA: B-23 format for Prime 850, SA: B-23 format for Prime 9650 and 9655, SA: 10-29 format for Prime 9750 to 9955 II, SA: 10-26 DSWPARITY2, format for Prime 6350, SA: 10 - 24DSWPB, SA: 10-34 DSWRMA, SA: 10-33 DSWSTAT, discussion, SA: 10-36 format for earlier processors, SA: B-25 format for Prime 2350 to 2755, SA: 10-32 format for Prime 6350, SA: 10-30 format for Prime 9650 and 9655, SA: 10-32 format for Prime 9750 to 9955 II, SA: 10-31 DTAR, discussion, SA: 4-15 format, SA: 4-15 use during address translation,

SA: 4-29

Dual-stream architecture, SA: B-3 DUII pseudo-operation, AL: 6-3 DVL (V), AL: 8-23; IS: 2-40 Dynamic storage, AL: 4-12 DYNM pseudo-operation, AL: 4-11 DYNT pseudo-operation, AL: 6-4

E

E16S (I), AL: 9-33; IS: 3-38 E16S (V), AL: 8-30; IS: 2-41 E32I (I), AL: 9-33; IS: 3-38 E32I (V), AL: 8-30; IS: 2-41 E32R (I), AL: 9-33; IS: 3-38 E32R (V), AL: 8-30; IS: 2-41 E32S (I), AL: 9-33; IS: 3-38 E32S (V), AL: 8-30; IS: 2-41 E64R (I), AL: 9-33; IS: 3-38 E64R (V), AL: 8-30; IS: 2-41 E64V (I), AL: 9-33; IS: 3-39 E64V (V), AL: 8-30; IS: 2-42 EAA, IS: 2-42 EAFA (I), AL: 9-32; IS: 3-39 EAFA (V), AL: 8-29; IS: 2-42 EAL (V), AL: 8-20; IS: 2-42 EALB (I), AL: 9-21; IS: 3-39 EALB (V), AL: 8-20; IS: 2-43 EAR (I), AL: 9-21; IS: 3-40

Earlier processors, address translation, SA: 4-26, B-11 address trap action, SA: 3-31, B-7 addressing, SA: 3-1, B-6 altering sequential flow, SA: 7-1, B-16 breaks, SA: 10-1, B-19 cache, SA: B-2 cache access, SA: 4-19, B-10 cache entry format, SA: B-10 cache sizes and hit rates, SA: в-5 checks, SA: 10-18, B-22 control store, SA: B-2 datatypes, SA: 6-1, B-11 dispatcher operation, SA: 9-25, B-18 DMA register file, SA: 9-21, B-18 DSWPARITY, SA: B-23 DSWPB, SA: 10-34, B-22 DSWRMA, SA: 10-33, B-22 DSWSTAT, SA: B-25 DTAR, SA: 4-15, B-10 dual-stream architecture, SA: B-3 execution unit, SA: 1-5, B-2 faults, SA: 10-6, B-22 floating-point, SA: 6-19, B-11 HMAP, SA: 4-18, B-10 input/output, SA: 11-1, B-27 instruction stream units, SA: B-3 instruction unit, SA: B-2 interrupts, SA: 10-3, B-19 interval clock, SA: B-27 IOTLB, SA: B-27 keys, SA: 5-4, B-11 list of, SA: 1-1, B-1 memory management, SA: 4-1, B-8 microcode, SA: B-2 microcode register files, SA: B-18 modals, SA: 5-2, B-11 nonindexing 64V mode instructions, SA: B-6 physical and virtual memory, SA: 2-1, B-5 procedure calls, SA: 8-1, B-17 process exchange, SA: 9-1, B-17

Earlier processors (continued) process exchange on Prime 850, SA: C-1 process interval timer, SA: 9-25, B-18 register files, SA: B-17 restricted instructions, SA: 5-11, B-11 SDT and SDW, SA: 4-16, B-10 single-stream architecture, SA: 1-2, B-2 stacks, SA: 8-1, B-17 STLB, SA: B-2 STLB access, SA: 4-19, B-10 STLB entry format, SA: B-8 STLB hashing algorithm, SA: B-9 stream synchronization units, SA: B-3 system overview, SA: 1-1, B-2 traps, SA: 10-37, B-26 user register files, SA: 9-19, B-18 EAXB (I), AL: 9-21; IS: 3-40 EAXB (V), AL: 8-20; IS: 2-43 ECB, CALF instruction, SA: 10-13 discussion, SA: 8-5 format, SA: 8-5 gate segments, SA: 8-7 ring numbers, SA: 8-7 stack allocation, SA: 8-10 ECB pseudo-operation, AL: 6-5, 12 - 14ECL, SA: 1-10 Effective address calculation instructions, SA: 6-9 EIO (I), AL: 9-34; IS: 3-40 EIO (V), AL: 8-32; IS: 2-43 EJCT pseudo-operation, AL: 4-15 ELM pseudo-operation, AL: 6-3 ELSE pseudo-operation, AL: 4-7

Embedded operating system, SA: 8-1 Emitter coupled logic, SA: 1-10 ENB (I), AL: 9-34; IS: 3-41 ENB (V), AL: 8-32; IS: 2-43 ENBL (I), AL: 9-34; IS: 3-41 ENBL (V), AL: 8-32; IS: 2-44 ENBM (I), AL: 9-34; IS: 3-41 ENBM (V), AL: 8-32; IS: 2-44 ENBP (I), AL: 9-34; IS: 3-42 ENBP (V), AL: 8-32; IS: 2-44 End of list, SA: 9-5 END pseudo-operation, AL: 4-2 ENDC pseudo-operation, AL: 4-7 ENDM pseudo-operation, AL: 7-3, 11-2 ENT pseudo-operation, AL: 6-7, 12-14 Entry control block (See ECB) Environment sensor support, check, SA: 10-18 discussion, SA: 10-18 Environmental checks, SA: 10-18 EQU pseudo-operation, AL: 4-13 Equal sign in operand field, AL: 3 - 11ERA (V), AL: 8-20; IS: 2-45 ERL (V), AL: 8-20; IS: 2-45 Escape character, AL: 3-3 Excess 128, SA: 6-19

Executing an assembled program, AL: 14-1 Execution unit, SA: B-2 discussion, SA: 1-5 introduction, SA: 1-5 power-up initialization, SA: A-1 relationship to I/O controller, SA: 11-1 Exponent, SA: 6-19 Expression operators, arithmetic, AL: 3-8 logical, AL: 3-8 priority of, AL: 3-9 relational, AL: 3-8 shift, AL: 3-9 Expressions, conventions used in, AL: 3-9 definition of, AL: 3-7 resultant mode of, AL: 3-10 signs in, AL: 3-9 spaces in, AL: 3-9 EXT pseudo-operation, AL: 6-6, 12-7 Extended character set (See Prime ECS) Extended DMA, SA: 11-19 Extension segments, SA: 8-2 External subroutine, AL: 12-1, 12-7 to 12-14 argument passing to, AL: 12-14 CALL pseudo-operation, AL: 12-7 entrypoint to, AL: 12-8 PCL vs. CALL mechanism, AL: 12-8 to 12-14 PRTN return from, AL: 12-14 returning from, AL: 12-14 role of ECB in, AL: 12-14 SHORTCALL mechanism, AL: 12-15 to 12-20

<u>F</u>

FA (I), AL: 9-29; IS: 3-43 FAD (V), AL: 8-27; IS: 2-46 FADDR, SA: 10-16 FAIL pseudo-operation, AL: 4-7 FAR (See Field address register) Fault address, SA: 10-13 Fault bit, SA: 4-16 Fault code, SA: 10-13 Faults, access, SA: 4-22, 8-7 arithmetic exceptions, SA: 10-16, B-22 CALF instruction, SA: 10-10 classes, SA: 10-6 classes summary, SA: 10-15 concealed stack, SA: 10-10 decimal, SA: 5-6 discussion, SA: 10-6 floating-point, SA: 5-6 handler, SA: 10-7 integer, SA: 5-6 omitted argument pointer, SA: 8-14 page, SA: 4-29 PCB, SA: 9-3 pointer, SA: 3-9, 8-11, 8-14 process, SA: 9-27, C-11 SDW, SA: 4-16 semaphore overflow, SA: 9-9, 9-13, 10-6, 10-9, 10-15 servicing, SA: 10-12 stack overflow, SA: 8-3, 8-10 summary of, SA: 10-6 tables, SA: 10-8 vectors, SA: 10-7 FC (I), AL: 9-28; IS: 3-43 FCDQ (I), AL: 9-28; IS: 3-44 FCDQ (V), AL: 8-26; IS: 2-46 FCM (I), AL: 9-28; IS: 3-44

FCM (V), AL: 8-26; IS: 2-46 FCODE, SA: 10-16, B-22 FCS (V), AL: 8-26; IS: 2-47 FD (I), AL: 9-29; IS: 3-44 FDBL (V), AL: 8-26; IS: 2-47 FDV (V), AL: 8-27; IS: 2-48 Field address register, format, SA: 6-18 instructions, SA: 6-17 introduction, SA: 6-17 overlap with floating-point registers, SA: 6-17, 6-21, 9-20 Field length register, format, SA: 6-18 instructions, SA: 6-17 introduction, SA: 6-17 overlap with floating-point registers, SA: 6-17, 6-21, 9-20 Field operations instructions, SA: 6-17 Field register instructions, I mode, AL: 9-32 V mode, AL: 8-29 File naming conventions, assembler, AL: 2-3 File usage, assembler, AL: 2-3 FIN pseudo-operation, AL: 5-11 Firmware, SA: 1-4 Fixed-point data, addresses, SA: 6-9 discussion, SA: 6-1 field operations, SA: 6-17 instructions, SA: 6-4, 6-10 logical values, SA: 6-2 signed integers, SA: 6-3 FL (I), AL: 9-28; IS: 3-45

Flag bits in CALF stack frame, SA: 10-13 FLD (V), AL: 8-26; IS: 2-48 Floating point instructions, I mode, AL: 9-27 I mode accumulator, AL: 9-28 I mode arithmetic, AL: 9-29 I mode conversion, AL: 9-28 I mode rounding, AL: 9-29 V mode, AL: 8-25 V mode accumulator, AL: 8-26 V mode arithmetic, AL: 8-27 V mode conversion, AL: 8-26 V mode load index, AL: 8-27 V mode rounding, AL: 8-27 Floating-point numbers, accumulators, SA: 6-19 accuracy, SA: 6-26, B-14 discussion, SA: 6-19 format, SA: 6-20, B-12 FORTRAN 66 considerations, SA: 6-26 instructions, SA: 6-22 manipulation of, SA: 6-23 normalization, SA: 6-23, 6-25, B-12 precision, SA: 6-26, B-15 register overlap with field registers, SA: 6-17, 6-21, 9-20 rounding, SA: 6-24, B-13 zero, SA: 6-23 FLOT, IS: 2-48 FLR (See Field length register) FLT (I), AL: 9-28; IS: 3-45 FLTA (V), AL: 8-26; IS: 2-49 FLTH (I), AL: 9-28; IS: 3-45 FLTL (V), AL: 8-26; IS: 2-49 FLX (V), AL: 8-27; IS: 2-49 FM (I), AL: 9-29; IS: 3-45 FMP (V), AL: 8-27; IS: 2-49

FORTRAN 66 considerations, SA: 6-26 Fraction, SA: 6-19 Free pointer, SA: 8-3 FRN (I), AL: 9-29; IS: 3-46 FRN (V), AL: 8-27; IS: 2-50 FRNM (I), AL: 9-29; IS: 3-47 FRNM (V), AL: 8-27; IS: 2-50 FRNP (I), AL: 9-29; IS: 3-47 FRNP (V), AL: 8-27; IS: 2-51 FRNZ (I), AL: 9-29; IS: 3-47 FRNZ (V), AL: 8-27; IS: 2-51 FS (I), AL: 9-29; IS: 3-48 FSB (V), AL: 8-27; IS: 2-52 FSGT (V), AL: 8-26; IS: 2-52 FSLE (V), AL: 8-26; IS: 2-52 FSMI (V), AL: 8-26; IS: 2-53 FSNZ (V), AL: 8-26; IS: 2-53 FSPL (V), AL: 8-26; IS: 2-53 FST (I), AL: 9-28; IS: 3-48 FST (V), AL: 8-26; IS: 2-53 FSZE (V), AL: 8-26; IS: 2-54 Function field, SA: 11-4

<u>G</u>

Gate access, SA: 8-7 Gate segments, SA: 8-7 General register relative (See GRR) General register relative address format, AL: 1-2, 9-6 General registers, alteration during procedure call, SA: 8-15 Generic instructions, I mode register, AL: 9-11 I mode shift, AL: 9-14 V mode accumulator, AL: 8-8 V mode shift, AL: 8-11 V mode skip, AL: 8-12 GO pseudo-operation, AL: 4-7 GRR, SA: 3-2, 3-4, 3-10, 3-11, 3-14, 3-21 (See also General register relative address format) GRR addressing, SA: 3-10 Guard bits, SA: 6-23, B-12

H

Halfwords, SA: 3-1
Hardware page map table, SA:
 4-18, 4-29
Hashing algorithm (See STLB:
 hashing algorithm)
Header lines, AL: 3-1
HEX pseudo-operation, AL: 5-9
Hit rate, SA: 2-3
HLT (I), AL: 9-33; IS: 3-49
HLT (V), AL: 8-31; IS: 2-55
HMAP,
 discussion, SA: 4-18
 entry format, SA: 4-18

HMAP (continued) IFP pseudo-operation, AL: 4-9 use during address translation, IFTF pseudo-operation, AL: 4-10 SA: 4-29 IFTT pseudo-operation, AL: 4-10 Honeywell 316 and 516, SA: 3-12 IFVF pseudo-operation, AL: 4-10 I IFVT pseudo-operation, AL: 4-10 IFx pseudo-operation, AL: 4-8 I (I), AL: 9-21; IS: 3-50 IFZ pseudo-operation, AL: 4-9 I addressing mode, AL: 9-1 to 9-34 IH (I), AL: 9-21; IS: 3-51 I mode, IH1 (I), AL: 9-12; IS: 3-52 behavior relating to 5-stage pipeline, SA: 1-9 IH2 (I), AL: 9-12; IS: 3-52 discussion, SA: 3-11 performance, SA: 1-9 ILE (V), AL: 8-9; IS: 2-56 I mode machine instructions, AL: IM (I), AL: 9-25; IS: 3-52 9-1 to 9-34 IMA (V), AL: 8-20; IS: 2-57 I/O, discussion, SA: 11-1 IMH (I), AL: 9-25; IS: 3-53 mapped, SA: 11-13 Immediate address format, AL: I/O Controller, SA: 11-1, 11-4 1-2, 9-8 IAB (V), AL: 8-9; IS: 2-56 Immediate types, SA: 3-20 ICA (V), AL: 8-10; IS: 2-56 Impure procedure segment, AL: ICBL (I), AL: 9-12; IS: 3-50 4-4 In Dispatcher bit, SA: 9-29 ICBR (I), AL: 9-12; IS: 3-50 ICHL (I), AL: 9-12; IS: 3-50 INA, IS: 2-57 INA action, SA: 11-9 ICHR (I), AL: 9-12; IS: 3-51 ICL (V), AL: 8-10; IS: 2-56 INBC (I), AL: 9-34; IS: 3-53 INBC (V), AL: 8-32; IS: 2-57 ICP (IX), AL: 10-4; IS: 3-51 INBN (I), AL: 9-34; IS: 3-53 ICR (V), AL: 8-10; IS: 2-56 IF pseudo-operation, AL: 4-7 INBN (V), AL: 8-32; IS: 2-58 IFM pseudo-operation, AL: 4-9 Index register, discussion, SA: 3-7 IFN pseudo-operation, AL: 4-9 relationship to offsets, SA: 3-4

Indexed addressing, SA: 3-8 Indirect addressing, argument templates, SA: 8-6 calculation of pointers, SA: 8 - 11discussion, SA: 3-8 format, SA: 3-3, 3-4, 3-20 long form, SA: 3-9 multiple levels, SA: 3-8 pointers, SA: 3-20, 8-6 relationship to offsets, SA: 3-4 short form, SA: 3-8 Indirect bit, 16S mode, SA: 3-29 32R mode, SA: 3-24 32S mode, SA: 3-31 64R mode, SA: 3-27 discussion, SA: 3-6 Indirect indexed address, SA: 3 - 10Indirect pointer related instructions, AL: 10-1 Indirection chain, 32R mode, SA: 3-24 32S mode, SA: 3-31 discussion, SA: 3-8 involving indexing, SA: 3-10 INEC (I), AL: 9-34; IS: 3-54 INEC (V), AL: 8-32; IS: 2-58 INEN (I), AL: 9-34; IS: 3-54 INEN (V), AL: 8-32; IS: 2-59 INH (I), AL: 9-34; IS: 3-55 INH (V), AL: 8-32; IS: 2-59 INHL (I), AL: 9-34; IS: 3-55 INHL (V), AL: 8-32; IS: 2-60 INHM (I), AL: 9-34; IS: 3-56 INHM (V), AL: 8-32; IS: 2-60

INHP (I), AL: 9-34; IS: 3-56 INHP (V), AL: 8-32; IS: 2-60 INK, IS: 2-61 INK (I), AL: 9-13; IS: 3-56 Input/output, discussion, SA: 11-1 mapped, SA: 11-13 Instruction format, 16S mode, SA: 3-28 321 mode, SA: 3-20 32R mode, SA: 3-22 32S mode, SA: 3-30 64R mode, SA: 3-25 64V mode long and indirect, SA: 3-17 64V mode short form, SA: 3-15 typical, SA: 3-6 Instruction set, address manipulation, SA: 6-9 argument transfer, SA: 8-14 arithmetic overflow, SA: 5-9 bit manipulation, SA: 6-2 branches, SA: 7-1 character strings, SA: 6-38 checksum, SA: 6-2 clear register/memory, SA: 6-16 conditional store, SA: 6-13 conversion between fixed- and floating-point, SA: 6-29 data movement, SA: 6-10 datatypes, SA: 6-1 deadlock prevention, SA: 6-13 decimal, SA: 6-37 decimal control word format, SA: 6-34 effect address calculation, SA: 6-9 EIO, SA: 11-2 fast array reference, SA: 6-9 fast decrement by one or two, SA: 6-7 fast increment by one or two, SA: 6-4 fast setting of bits in A, SA: 6-7 faults, SA: 10-10 fixed-point data, SA: 6-10

Instruction set (continued) floating-point, SA: 6-22 floating-point accuracy, SA: 6-27 handling large integers, SA: 6-4 input/output, SA: 11-2 input/output operative actions, SA: 11-9 interrupt handling, SA: 10-4 interval clock, SA: 10-47 interval timer, SA: 9-26 invalidating IOTLB, SA: 11-15 jumps, SA: 7-6 keys, SA: 5-8 lock implementation, SA: 6-13 logic instructions, SA: 6-2 modals, SA: 5-4 overlapping strings, SA: 6-39 phantom interrupt, SA: 10-4 PIO, SA: 11-2 procedure call, SA: 8-2 process exchange, SA: 9-7, 9-9 process exchange on the Prime 850, SA: C-6 process timer, SA: 9-26 queues, SA: 6-45, 6-46 ready list, SA: 9-13 restricted instructions, SA: 5 - 11results of comparisons, SA: 5 - 9returning from procedures, SA: 8-15 semaphores, SA: 9-7, 9-9 semaphores on the Prime 850, SA: C-6 shift instructions, SA: 6-14 shifts versus rotates, SA: 6-15 signed integers, SA: 6-4 skips, SA: 7-1 special load/store, SA: 6-13 wait list, SA: 9-9 Instruction stream, altering sequential flow, SA: 7-1 self-modifying code, SA: 1-9 storing data into, SA: 1-9 Instruction stream units, SA: B-3, C-1

Instruction unit, SA: 1-2, 1-7, B-2 Instructions, accumulator generic, V mode, AL: 8-8 address translation, AL: 8-32 branch, I mode, AL: 9-16 to 9 - 18branch, V mode, AL: 8-14, 8-15 C language related, AL: 10-3 character and field, I mode, AL: 9-32 character and field, V mode, AL: 8-30 decimal arithmetic, I mode, AL: 9-25 to 9-27 decimal arithmetic, V mode, AL: 8-23 to 8-25 decimal conversion and editing, I mode, AL: 9-26, 9-27 decimal conversion and editing, V mode, AL: 8-23 to 8-25 direct long form, I mode, AL: 9-1 direct long form, V mode, AL: 8-1 field register, I mode, AL: 9-32 field register, V mode, AL: 8-29 floating point accumulator, I mode, AL: 9-28 floating point accumulator, V mode, AL: 8-26 floating point arithmetic, I mode, AL: 9-29 floating point arithmetic, V mode, AL: 8-27 floating point conversion, I mode, AL: 9-28 floating point conversion, V mode, AL: 8-26 floating point load index, V mode, AL: 8-27 floating point rounding, I mode, AL: 9-29 floating point rounding, V mode, AL: 8-27 floating point, I mode, AL: 9-27 floating point, V mode, AL: 8-25

Instructions (continued) generic, I mode, AL: 9-11 to 9-16 generic, V mode, AL: 8-8 to 8-13 hardware related, AL: 8-31 indirect long form, I mode, AL: 9-1 indirect long form, V mode, AL: 8-1 indirect pointer related, AL: 10 - 1input/output, AL: 8-32, 9-34 integer arithmetic, I mode, AL: 9-23 integer arithmetic, V mode, AL: 8-21 inter-procedure transfer, AL: 8-31, 9-33 interrupt handling, AL: 8-32, 9-34 jump and store, I mode, AL: 9-20 jump and store, V mode, AL: 8-17 jump, I mode, AL: 9-19, 9-20 jump, V mode, AL: 8-16 to 8-18 memory reference, I mode, AL: 9-21 memory reference, V mode, AL: 8-19 memory test and skip, V mode, AL: 8-21 memory test, I mode, AL: 9-23 memory/register logic, I mode, AL: 9-22 memory/register logic, V mode, AL: 8-20 memory/register transfer, I mode, AL: 9-21 memory/register transfer, V mode, AL: 8-19 miscellaneous process related, AL: 8-31, 9-33 miscellaneous restricted, AL: 8-32, 9-34 process exchange, AL: 8-32, 9-34 process related, AL: 8-31, 9-32 process related, I mode, AL: 9-32 process related, V mode, AL: 8-30

Instructions (continued) queue management, AL: 8-31, 9-33 register generic, I mode, AL: 9-11 restricted, AL: 8-32, 9-34 semaphore, AL: 8-32, 9-34 shift generic, I mode, AL: 9-14 shift generic, V mode, AL: 8 - 11short form, I mode, AL: 9-1 short form, V mode, AL: 8-1 skip, V mode, AL: 8-12 INT, IS: 2-61 INT (I), AL: 9-28; IS: 3-56 INTA (V), AL: 8-26; IS: 2-61 Integer arithmetic instructions, I mode, AL: 9-23 V mode, AL: 8-21 Integers, SA: 6-3 Integrity, machine check, SA: 5-4 SA: 2-6 protection rings, Interrupt response code, SA: 10 - 3Interrupts, disabling, SA: 5-4 discussion, SA: 10-3 enabling, SA: 5-4 external, SA: 10-3 inhibiting, SA: 5-4 memory increment, SA: B-19 response code, SA: 11-11 response time, SA: 11-11 standard, SA: 5-4 standard interrupt mode, SA: B-21 vectored, SA: 5-4 Interval clock, SA: 10-46, B-27 Interval timer, SA: 9-25, B-18 INTH (I), AL: 9-28; IS: 3-57

INTL (V), AL: 8-26; IS: 2-62 Invoking the assembler, AL: 2-1 Inward calls, SA: 8-1, 8-7, 8-15 IOTLB, address format, SA: 11-14 discussion, SA: 11-14, B-27 entry format, SA: 11-15, B-27 mapping information, SA: 11-14 IP pseudo-operation, AL: 5-3 IPSD, debugging with, AL: 14-14 to 14-21 IPSD, differences between VPSD and, breakpoints, AL: 14-18 DUMP subcommand, AL: 14-20 erase and kill characters, AL: 14 - 19FR subcommand, AL: 14-18 GR subcommand, AL: 14-18 HR subcommand, AL: 14-18 immediate operands, AL: 14-20 MODE subcommand, AL: 14-17 PRINT subcommand, AL: 14-18 use with CPL and COMI files, AL: 14-19 IR1 (I), AL: 9-12; IS: 3-57 IR2 (I), AL: 9-12; IS: 3-58 IRB (I), AL: 9-12; IS: 3-58 AL: 9-12; IRH (I), IS: 3-58 IRS (V), AL: 8-21; IS: 2-62 IRTC (I), AL: 9-34; IS: 3-58 IRTC (V), AL: 8-32; IS: 2-62 IRTN (I), AL: 9-34; IS: 3-59 IRTN (V), AL: 8-32; IS: 2-63 IRX (V), AL: 8-13; IS: 2-63 ITLB (I), AL: 9-34; IS: 3-59

IX addressing mode, AL: 1-2, 10-1 to 10-4 IX mode (See GRR) IX mode machine instructions, AL: 10-1 to 10-4 J JDX, IS: 2-64 IS: 2-64 JIX, JMP (I), AL: 9-19; IS: 3-60 JMP (V), AL: 8-17; IS: 2-64 AL: 9-20, 12-5; IS: JSR (I), 3-60 AL: 8-18, 12-2; JST (V), IS: 2-65 JSX (V), AL: 8-18, 12-2; IS: 2-65 JSXB (I), AL: 9-20, 12-6; IS: 3-60 JSXB (V), AL: 8-18, 12-3; IS: 2-66 JSY (V), AL: 8-18, 12-3; IS: 2-66 Jump instructions, SA: 7-6 I mode, AL: 9-19, 9-20 V mode, AL: 8-16 to 8-18 K Keys,

ITLB (V), AL: 8-32; IS: 2-63

CALF stack frame, SA: 10-13 CBIT, SA: 5-9 condition codes, SA: 5-9 discussion, SA: 5-4 ECB, SA: 8-5

Keys (continued)
format in S and R modes, SA:
5-5
format in V and I modes, SA:
5-6
instructions, SA: 5-8
LINK, SA: 5-9
PCL, SA: 8-10
PRTN, SA: 8-15
stack frame, SA: 8-4
undefined settings, SA: 5-10

Ŀ

L (I), A	L: 9-21; IS: 3-61	LF
L bit, S	A: 8-6, 8-14	\mathbf{LF}
	ld, AL: 3-3 n of, AL: 3-10	LFI
	SA: 8-6, 8-14	LFI
	AL: 10-4; IS: 3-61	LFC
		LFC
	AL: 9-13; IS: 3-62	LFC
LCEQ (V),	AL: 8-10; IS: 2-67	LFC
LCGE (I),	AL: 9-13; IS: 3-62	LFI
LCGE (V),	AL: 8-10; IS: 2-67	LFI
LCGT (I),	AL: 9-13; IS: 3-62	LFI
LCGT (V),	AL: 8-10; IS: 2-67	
LCLE (I),	AL: 9-13; IS: 3-62	LFI
LCLE (V),	AL: 8-10; IS: 2-67	LFI
LCLT (I),	AL: 9-13; IS: 3-63	LFI
LCLT (V),	AL: 8-10; IS: 2-67	LFN
LCNE (I),	AL: 9-13; IS: 3-63	LFN
LCNE (V),	AL: 8-10; IS: 2-68	LGE
	AL: 8-20; IS: 2-68	LGE
	AL: 9-21; IS: 3-63	LGI
TOUL (I)!	AD. 3-21, 13. 3-03	

LDC (I), AL: 9-32; IS: 3-64
LDC (V), AL: 8-30; IS: 2-68
LDL (V), AL: 8-20; IS: 2-69
LDLR (V), AL: 8-20; IS: 2-69
LDX (V), AL: 8-20; IS: 2-70
LDY (V), AL: 8-20; IS: 2-70
LEQ (I), AL: 9-14; IS: 3-64
LEQ (V), AL: 8-11; IS: 2-70
LF (I), AL: 9-13; IS: 3-64
LF (V), AL: 8-10; IS: 2-71
LFEQ (I), AL: 9-14; IS: 3-65
LFEQ (V), AL: 8-11; IS: 2-71
LFGE (I), AL: 9-14; IS: 3-65
LFGE (V), AL: 8-11; IS: 2-71
LFGT (I), AL: 9-14; IS: 3-65
LFGT (V), AL: 8-11; IS: 2-71
LFLE (I), AL: 9-14; IS: 3-66
LFLE (V), AL: 8-11; IS: 2-72
LFLI (I), AL: 9-32; IS: 3-66
LFLI (V), AL: 8-29; IS: 2-72
LFLT (I), AL: 9-14; IS: 3-66
LFLT (V), AL: 8-11; IS: 2-72
LFNE (I), AL: 9-14; IS: 3-66
LFNE (V), AL: 8-11; IS: 2-72
LGE (I), AL: 9-14; IS: 3-67
LGE (V), AL: 8-11; IS: 2-73
LGT (I), AL: 9-14; IS: 3-67

LGT (V), AL: 8-11; IS: 2-73 LH (I), AL: 9-21; IS: 3-67 LHEQ (I), AL: 9-14; IS: 3-67 LHGE (I), AL: 9-14; IS: 3-68 LHGT (I), AL: 9-14; IS: 3-68 LHL1 (I), AL: 9-22; IS: 3-68 LHL2 (I), AL: 9-22; IS: 3-68 LHL3 (I), AL: 9-22; IS: 3-69 LHLE (I), AL: 9-14; IS: 3-69 LHLT (I), AL: 9-14; IS: 3-69 LHNE (I), AL: 9-14; IS: 3-69 Line, comment, AL: 3-1 continuation, AL: 3-3 header, AL: 3-1 statement, AL: 3-1 LINK, SA: 5-9 Link base (LB), base register field, SA: 3-7 CALF stack frame, SA: 10-13 ECB, SA: 8-5 introduction, SA: 3-4 offset, SA: 3-16 PCL instruction, SA: 8-10 PRTN instruction, SA: 8-15 stack frame, SA: 8-4 LINK pseudo-operation, AL: 4-2 Linking, using BIND, AL: 13-3 using SEG, AL: 13-2 Linking an assembled program, AL: 13-1 to 13-3 LIOT (I), AL: 9-34; IS: 3-70 LIOT (V), AL: 8-32; IS: 2-73 LIP (IX), AL: 10-2; IS: 3-70

LIR pseudo-operation, AL: 6-4 LIST pseudo-operation, AL: 4-15 Listing format, assembler, AL: 2 - 4Literals, control of placement of, AL: 5-11 I mode processing of, AL: 3-13 in operand field, AL: 3-11 processing at END statement, AL: 4-2 V mode processing of, AL: 3-13 values defined by expressions, AL: 3-12 LLE (I), AL: 9-14; IS: 3-71 LLE (V), AL: 8-11; IS: 2-74 LLEQ (V), AL: 8-11; IS: 2-74 LLGE (V), AL: 8-11; IS: 2-74 LLGT (V), AL: 8-11; IS: 2-74 LLL (V), AL: 8-12; IS: 2-75 LLLE (V), AL: 8-11; IS: 2-75 LLLT (V), AL: 8-11; IS: 2-75 LLNE (V), AL: 8-11; IS: 2-75 LLR (V), AL: 8-12; IS: 2-76 LLS (V), AL: 8-12; IS: 2-76 LLT (I), AL: 9-14; IS: 3-71 LLT (V), AL: 8-11; IS: 2-77 LNE (I), AL: 9-14; IS: 3-71 LNE (V), AL: 8-11; IS: 2-77 Load/store special instructions, SA: 6-13 Local subroutine, AL: 12-1 to 12-5

CX-21

Local subroutine (continued) calling in I mode, AL: 12-5, 12-6 calling in V mode, AL: 12-2 to 12-5 JSR call, AL: 12-5 JST call, AL: 12-2 JSX call, AL: 12-2 JSXB call (I mode), AL: 12-6 JSXB call (V mode), AL: 12-3 JSY call, AL: 12-3 Location counter, mode and value of, AL: 4-3 Locks, SA: B-3, B-5Logic instructions, SA: 6-2 Logical shift instruction, SA: 6-14 Logical values, SA: 6-2 Long form indirection, SA: 3-9 Long form instructions, I mode direct, AL: 9-1 I mode indirect, AL: 9-1 V mode direct, AL: 8-1 V mode indirect, AL: 8-1 LPID (I), AL: 9-34; IS: 3-72 LPID (V), AL: 8-32; IS: 2-77 LPSW (I), AL: 9-34; IS: 3-72 LPSW (V), AL: 8-32; IS: 2-77 LRL (V), AL: 8-12; IS: 2-79 LRR (V), AL: 8-12; IS: 2-79 LRS (V), AL: 8-12; IS: 2-79 LSMD pseudo-operation, AL: 4-15 LSTM pseudo-operation, AL: 4-15 LT (I), AL: 9-13; IS: 3-73 LT (V), AL: 8-10; IS: 2-80

M

M (I), AL: 9-25; IS: 3-74 MAC pseudo-operation, AL: 7-3, 11 - 2Machine check, discussion, SA: 10-18 recoverable (See Recoverable machine check) Machine instruction statement, AL: 3-2, 3-16 Machine instructions, (See also Instructions) I mode, AL: 9-1 to 9-34 IX mode, AL: 10-1 to 10-4 V mode, AL: 8-1 to 8-33 Macro, argument identifier, AL: 11-7 argument reference, AL: 7-2, 11-2, 11-3, 11-5 argument substitution, AL: 11-5 argument value, AL: 7-2, 11-2, 11-5 attribute references, AL: 11-4 calling a, AL: 7-2 code groups, AL: 7-3 conditional assembly in, AL: 11-5, 11-9 definition block, AL: 7-2, 7-3 dummy word, AL: 11-2, 11-6 listing control, AL: 11-9 local labels, AL: 11-4 name, AL: 7-2, 7-3, 11-1, 11-2 nesting, AL: 11-8 placement of in program, AL: 7-3, 11-2 Macro call, AL: 3-2, 7-2, 11-1, 11 - 4using as documentation, AL: 11-6 Macro definition, AL: 3-2, 11-1, 11 - 2Macro facility, AL: 11-1 to 11-10

Mapped I/O, SA: 11-13, 11-17, B-27 Mask word for queues, SA: 6-43 Master ISU, SA: C-1 Memory, cache, (See also Cache memory) data structures, SA: 4-3 details of access, SA: 4-19, B-10 details of address translation, SA: 4-26 DTAR format, SA: 4-15 hardware page map table, SA: 4 - 18interleaving, SA: 2-4 management, SA: 4-1, B-8 management data structures, SA: 4-3 manager, SA: 2-1 page faults, SA: 4-29 parity error, SA: 10-18 physical (See Physical memory) segment descriptor word, SA: 4-16 timing information, SA: 4-24, 4-26 virtual (See Virtual memory) Memory increment interrupt, SA: B-19 Memory interleaving, SA: 2-4 Memory manager, SA: 2-1 Memory parity error, SA: 10-18 Memory reference instructions, I mode, AL: 9-21 V mode, AL: 8-19 Memory test and skip instructions, V-mode, AL: 8-21 Memory test instructions, I mode, AL: 9-23

Memory/register logic instructions, I mode, AL: 9-22 V mode, AL: 8-20 Memory/register transfer instructions, I mode, AL: 9-21 V mode, AL: 8-19 Messages, assembler, AL: 2-4 MH (I), AL: 9-25; IS: 3-74 Microcode, SA: 1-4, B-2 Microcode register files, for earlier processors, SA: B-18 for Prime 2350 to 2755, SA: 9-24 for Prime 6350, SA: 9-22 for Prime 9650 and 9655, SA: 9-22 for Prime 9750 to 9955 II, SA: 9-22 Microsecond timer, SA: C-11 Missing memory module, SA: 10-18 Modals, discussion, SA: 5-2 format, SA: 5-3 instructions, SA: 5-4 MCM field, SA: 10-34 MPL (V), AL: 8-23; IS: 2-81 MPY (V), AL: 8-23; IS: 2-81

Ν

N (I), AL: 9-22; IS: 3-75 NFYB (I), AL: 9-34; IS: 3-75 NFYB (V), AL: 8-33; IS: 2-82 NFYE (I), AL: 9-34; IS: 3-75 NFYE (V), AL: 8-33; IS: 2-82

NH (I), AL: 9-22; IS: 3-76 NLSM pseudo-operation, AL: 4-15 NLST pseudo-operation, AL: 2-4, 4 - 15Nonindexing instructions, 16S mode, SA: 3-29 32R mode, SA: 3-24 32S mode, SA: 3-31 64R mode, SA: 3-27 64V mode, SA: 3-19, B-6 NOP (I), AL: 9-33; IS: 3-76 NOP (V), AL: 8-31; IS: 2-82 Normalization, SA: 6-23, 6-25, B-12 Numbers, SA: 6-3, 6-4

0

O (I), AL: 9-22; IS: 3-77 OCP, IS: 2-83 OCP action, SA: 11-10 OCT pseudo-operation, AL: 5-10 Offsets, SA: 3-2, 3-4 OH (I), AL: 9-22; IS: 3-77 Operand field, AL: 3-3 function of, AL: 3-11 function of equal sign in, AL: 3-12 functions of asterisk in, AL: 3 - 11literals in, AL: 3-11 Operating system, access via user programs, SA: 2 - 5automatic shutdown, SA: 10-18 concealed stack, SA: 10-12 embedded, SA: 8-1, 8-7, 8-15

Operating system (continued) environment sensor support, SA: 10-18 gate segments, SA: 8-7 returning from inward calls, SA: 8-15 segmentation, SA: 2-5 UPS support, SA: 10-18 virtual memory management, SA: 2-1 Operation field, AL: 3-3 function of, AL: 3-11 ORA (V), AL: 8-20; IS: 2-83 ORG pseudo-operation, AL: 4-3 OTA, IS: 2-83 OTA action, SA: 11-10 OTK, IS: 2-83 OTK (I), AL: 9-13; IS: 3-77 Overflow, SA: 6-23 Overlap between field and floating-point registers, SA: 6-17, 6-21, 9-20 OWNER, SA: 9-20 OWNERH, SA: 9-2, 9-20

P

Packed decimal data, SA: 6-33
Page map table, SA: 4-17, 4-29
Pages,
 discussion, SA: 2-5
 disk vs. memory, SA: 4-2
 hardware page map table, SA:
 4-18
 page fault vector, SA: 10-8
 page faults, SA: 4-29
 status checking during address
 translation, SA: 4-29

PCB, concealed stack, SA: 10-11 discussion, SA: 9-2 fault vectors, SA: 10-7 format, SA: 9-3 format for Prime 850, SA: C-4 interval timer, SA: 9-25, B-18 OWNERH, SA: 9-2, C-3 Prime 850 dispatcher, SA: C-12 Prime 850 format, SA: C-3 PX lock, SA: C-6 wait list, SA: 9-7 PCBA and PCBB, SA: 9-5 PCL (I), AL: 9-33; IS: 3-78 PCL (V), AL: 8-31; IS: 2-84 PCL vs. CALL mechanism, AL: 12-8 to 12-14 PCVH pseudo-operation, AL: 4-16 Performance, burst-mode DMA, SA: 11-18 burst-mode DMT, SA: 11-20 character manipulation instructions, SA: 6-38 fast array reference instructions, SA: 6-9 fast decrement instructions, SA: 6-7 fast increment instructions, SA: 6-4 fast setting of bits in A, SA: 6-7 mapped I/O, SA: 11-13, B-27 pipeline flushing, SA: 1-9 public vs. private shared segments, SA: 4-21 Ring 0 memory access, SA: 4-21 Phantom interrupt code, SA: 10-4 Physical memory, addressing, SA: 3-1 conversion from virtual address, SA: 4-2 data structures, SA: 4-3 details of access, SA: 4-19, B-10 details of address translation, SA: 4-26

Physical memory (continued) discussion, SA: 2-2 DTAR format, SA: 4-15 elements, SA: 2-2 error detection and correction, SA: 2-4, B-5 hardware page map table, SA: 4 - 18interleaving, SA: 2-4, B-5 introduction, SA: 2-1 packaging, SA: 2-4, B-5 page faults, SA: 4-29 pages, SA: 2-3 segment descriptor word, SA: 4-16 size of, SA: 3-1 STLB, SA: 2-8 timing information, SA: 4-24, 4-26 translation from virtual memory, SA: 4-1 Physical queues, SA: 6-41 PID, IS: 2-84 PID (I), AL: 9-24; IS: 3-78 PIDA (V), AL: 8-22; IS: 2-84 PIDH (I), AL: 9-24; IS: 3-78 PIDL (V), AL: 8-22; IS: 2-84 PIM, IS: 2-85 PIM (I), AL: 9-24; IS: 3-79 PIMA (V), AL: 8-22; IS: 2-85 PIMH (I), AL: 9-24; IS: 3-79 PIML (V), AL: 8-22; IS: 2-85 PIO, communications controller addresses, SA: 11-7 controller address assignments, SA: 11-5 controller ID numbers, SA: 11-7 discussion, SA: 11-2

```
PIO (continued)
  EIO effect on condition codes,
    SA: 11-10
  instructions, SA: 11-2
Pipeline,
  2-phase, SA: 1-9
  5-stage, SA: 1-7
  explicit flush by instruction
   stream, SA: 1-9
  flushing, SA: 1-9
  handling invalidation via
   branch cache, SA: 1-9
  introduction, SA: 1-7
PMT,
  discussion, SA: 4-17
  entry format, SA: 4-17
  use during address translation,
    SA: 4-29
Pointer,
  argument, AL: 5-2; SA: 8-6
  bit number, SA: 3-9
  C language, AL: 1-2
  discussion, SA: 3-9
  extension bit, SA: 3-9
  fault bit, SA: 3-9
  indirect, AL: 5-2, 5-3; SA:
    8-6
  to external module, AL: 5-3
Postindexed addressing, SA: 3-10
Power-up,
  initialization values, SA: A-2
 process, SA: A-1
PPA and PPB, SA: 9-5
Preindexed addressing, SA: 3-10
Prime 150 (See Earlier
   processors)
Prime 2250 (See Earlier
   processors)
Prime 2350 (<u>See</u> individual
    subjects)
Prime 2450 (See individual
   subjects)
```

Prime 250 (See Earlier processors) Prime 250-II (See Earlier processors) Prime 2550 (See individual subjects) Prime 2655 (See individual subjects) Prime 2755 (See individual subjects) Prime 350 (See Earlier processors) Prime 400 (See Earlier processors) Prime 450 (See Earlier processors) Prime 500 (See Earlier processors) Prime 550 (See Earlier processors) Prime 550-II (See Earlier processors) Prime 6350 (See individual subjects) Prime 650 (See Earlier processors) Prime 750 (See Earlier processors) Prime 850 (See Earlier processors) Prime 9650 (See individual subjects) Prime 9655 (See individual subjects) Prime 9750 (See individual subjects)

Prime 9755 (See individual subjects) Prime 9950 (See individual subjects) Prime 9955 (See individual subjects) Prime 9955 II (See individual subjects) Prime ECS, AL: 1-2, C-1 Assembly programming considerations, AL: C-6 Character entry formats, AL: C-2 to C-5 Character set table, AL: C-7 to C-15 Special meanings of some characters, AL: C-5 Terminal requirements for, AL: C-2 Prime Extended Character Set (See Prime ECS) Prime I450 (See Earlier processors) PRIMOS (See Operating system) Priority headers, SA: 9-5 PROC pseudo-operation, AL: 4-3 Procedure base (PB), base register field, SA: 3-7 CALF stack frame, SA: 10-13 introduction, SA: 3-3 PCL instruction, SA: 8-10 Procedure control block (See PCB) Procedures, address of current link frame, SA: 3-4 address of current stack frame, SA: 3-4 address of currently active procedure, SA: 3-3 affected registers, SA: 8-15

Procedures (continued) argument transfer instruction, SA: 8-14 details of calling, SA: 8-7 discussion, SA: 8-1 ECB, SA: 8-5 gate segments, SA: 8-7 inward calls, SA: 8-7 PCL instruction, SA: 8-2 returning to caller, SA: 8-15 stack management, SA: 8-2 types of calls, SA: 8-1 Process exchange mechanism, affecting break handling, SA: 10 - 2affecting interrupt handling, SA: 10-4 check handler operation, SA: 10 - 35discussion, SA: 9-1, C-1 dispatcher, SA: 9-16, 9-27, B-18 dispatcher operation, SA: C-11 dual-stream processors, SA: C-1 example of ready list use, SA: 9-6 fault servicing, SA: 10-12 instructions, SA: 9-9 interval timer, SA: 9-25, B-18 NOTIFY on Prime 850, SA: C-9 OWNER, SA: 9-20 OWNERH, SA: 9-2, 9-20 PCB, SA: 9-2 PCBA and PCBB, SA: 9-5 PPA and PPB, SA: 9-5 priority headers, SA: 9-5 PX lock, SA: C-3 ready list, SA: 9-2 register files, SA: 9-17 semaphores, SA: 9-7 wait list, SA: 9-7 Processes, dispatcher, SA: 9-16, 9-27, B-18 fault vectors, SA: 10-7 implementation on single-stream processors, SA: 9-1 instructions for scheduling, SA: 9-9 interval timer, SA: 9-25, B-18 introduction, SA: 8-1

Processes (continued) PCB, SA: 9-2 process exchange mechanism, SA: 9-1 process exchange on Prime 850, SA: C-1 register files (See User register files) semaphores, SA: 9-7 wait list, SA: 9-7 Processor board overtemperature sensor, SA: 10-18 Program counter, relationship to PB, SA: 3-4 transferring control, SA: 8-1 Program debugging, AL: 14-2 Program execution, AL: 14-1 Program linking, AL: 13-1 to 13-3 Program structure, AL: 3-17 Programmed I/O (See PIO) Protection rings, SA: 2-6, 3-2 PRTN (I), AL: 9-33; IS: 3-80 PRTN (V), AL: 8-31; IS: 2-86 PRTN return from external subroutine, AL: 12-14 Pseudo-operations, AL: 3-2 address definition (AD), AL: 5-2 AP, AL: 5-2 assembly control (AC), AL: 4-1 BACK, AL: 4-5 BCI, AL: 5-5 BCZ, AL: 5-5 BES, AL: 5-13 BSS, AL: 5-13 BSZ, AL: 5-13 CALL, AL: 6-4, 12-7 CENT, AL: 6-2 classes of, AL: 3-14 COMM, AL: 5-13

Pseudo-operations (continued) conditional assembly (CA), AL: 4-5 D321, AL: 6-3 D64V, AL: 6-2 DAC, AL: 5-2 DATA, AL: 5-6 data definition (DD), AL: 5-4 DEC, AL: 5-9 DFTB, AL: 4-6 DFVT, AL: 4-6DUII, AL: 6-3 DYNM, AL: 4-11 DYNT, AL: 6-4 ECB, AL: 6-5, 12-14 EJCT, AL: 4-15 ELM, AL: 6-3 ELSE, AL: 4-7END, AL: 4-2 ENDC, AL: 4-7ENDM, AL: 7-3, 11-2 ENT, AL: 6-7, 12-14 EQU, AL: 4-13 EXT, AL: 6-6, 12-7 FAIL, AL: 4-7FIN, AL: 5-11 functions of, AL: 3-13 GO, AL: 4-7 HEX, AL: 5-9 IF, AL: 4-7 IFM, AL: 4-9 IFN, AL: 4-9 IFP, AL: 4-9 IFTF, AL: 4-10 IFTT, AL: 4-10 IFVF, AL: 4-10 IFVT, AL: 4-10 IFx, AL: 4-8IFZ, AL: 4-9 IP, AL: 5-3 LINK, AL: 4-2 LIR, AL: 6-4LIST, AL: 4-15 list of, AL: 3-15 listing control (LC), AL: 4-14 literal control (LT), AL: 5-11 loader control (LD), AL: 6-1, 6-2 LSMD, AL: 4-15 LSTM, AL: 4-15 MAC, AL: 7-3, 11-2 macro definition (MD), AL: 7-1 NLSM, AL: 4-15 NLST, AL: 2-4, 4-15

```
Pseudo-operations (continued)
  OCT, AL: 5-10
  ORG, AL: 4-3
PCVH, AL: 4-16
  PROC, AL: 4-3
  program linking (PL), AL: 6-4
  RLIT, AL: 5-11
  SAY, AL: 7-3
  SCT, AL: 7-3
  SCTL, AL: 7-6
  SEG, AL: 4-3
  SEGR, AL: 4-4
  SET, AL: 4-13
  storage allocation (SA), AL:
   5-12
  SUBR, AL: 6-7
  symbol defining (SD), AL: 4-11
  SYML, AL: 6-7
  VFD, AL: 5-10
 XAC, AL: 5-4
 XSET, AL: 4-13
PTLB (1), AL: 9-34; IS: 3-80
PTLB (V), AL: 8-32; IS: 2-86
Pure procedure, SA: 1-9
Pure procedure segment, AL: 4-4
PX lock, SA: C-3, C-6
PXM (See Process exchange
```

<u>Q</u>

mechanism)

dis	scussi		SA: 6-4 SA: 6- 6-42		
QFAD	(I),	AL:	9-29;	IS:	3-81
QFAD	(V),	AL:	8-27;	IS:	2-87
QFC	(I),	AL: 9	-28;	IS: 3	8-81
QFCM	(I),	AL:	9-28;	IS:	3-82
QFCM	(V),	AL:	8-26;	IS:	2-87

QFCS	(V),	AL:	8-26;	IS:	2-88	
QFDV	(I),	AL:	9-29;	IS:	3-82	
QFDV	(V),	AL:	8-27;	IS:	2-88	
QFLD	(I),	AL:	9-28;	IS:	3-83	
QFLD	(V),	AL:	8-26;	IS:	2-89	
QFLX	(V),	AL:	8-27;	IS:	2-89	
QFMP	(I),	AL:	9-29;	IS:	3-83	
QFMP	(V),	AL:	8-27;	IS:	2-90	
QFSB	(I),	AL:	9-29;	IS:	3-84	
QFSB	(V),	AL:	8-27;	IS:	2-90	
QFST	(I),	AL:	9-28;	IS:	3-84	
QFST	(V),	AL:	8-26;	IS:	2-91	
QINQ	(I),	AL:	9-28;	IS:	3-85	
QINQ	(V),	AL:	8-26;	IS:	2-91	
QIQR	(I),	AL:	9-28;	IS:	3-86	
QIQR	(V),	AL:	8-26;	IS:	2-92	
QMCS	(V),	AL:	8-26			
Quad precision floating-point, SA: 6-19						
Queue control block, SA: 6-41, 6-42						
Queues, algorithms, SA: 6-44 discussion, SA: 6-41 instructions, SA: 6-45, 6-46 mask word, SA: 6-43 maximum number of elements, SA: 6-44 physical, SA: 6-41 Prime 850 locks, SA: B-5 virtual, SA: 6-41						

<u>R</u>

R mode, behavior relating to 5-stage pipeline, SA: 1-9 discussion, SA: 3-12 index limitations, SA: 3-8 input/output, SA: 11-2 introduction, SA: 3-12 performance, SA: 1-9 RBQ (I), AL: 9-33; IS: 3-88 RBQ (V), AL: 8-31; IS: 2-94 RCB (I), AL: 9-13; IS: 3-88 RCB (V), AL: 8-10; IS: 2-94 Ready list, data base, SA: 9-5 discussion, SA: 9-2 example, SA: 9-6 example with associated PCB lists, SA: 9-4 instructions, SA: 9-13 Prime 850, SA: C-6 Recoverable machine check, SA: 10-18, 10-36, 10-37 Register file, actions during interrupt handling, SA: 10-3 allocation for 2350 to 2755, SA: 9-17 allocation for 6350, SA: 9-16 allocation for 9650 and 9655, SA: 9-17 allocation for 9750 to 9955 II, SA: 9-16 allocation for earlier processors, SA: B-17 arithmetic exceptions, SA: 10-16, B-22 check handling by processor, SA: 10-34 decimal instructions, SA: 6-36 direct addressing, SA: 9-21 DMA channels, SA: 9-21, 11-16 floating-point registers, SA: 6-19 interval timer in dispatcher, SA: 9-27, B-18

Register file (continued) manipulation by dispatcher, SA: 9-28 microcode scratch for earlier processors, SA: B-18 microcode scratch for Prime 2350 to 2755, SA: 9-24 microcode scratch for Prime 6350, SA: 9-22 microcode scratch for Prime 9650 and 9655, SA: 9-24 microcode scratch for Prime 9750 to 9955 II, SA: 9-22 NOTIFY instruction, SA: 9-13 Prime 850, SA: C-10 Prime 850 dispatcher, SA: C-12 register-to-register instructions, SA: 6-13 relationship to processor, SA: 1 - 5restoring, SA: 6-13 save by NOTIFY instruction, SA: 9-13 saving, SA: 6-13 short save by WAIT instruction, SA: 9-9 TIMERH and TIMERL, SA: C-11 use by dispatcher, SA: 9-27, B-18 user processes (See User register files) WAIT instruction, SA: 9-9 Register overlap between field and floating-point registers, SA: 6-17, 6-21, 9-20 Register to register address format, AL: 1-2, 9-7 Registers, correspondence between V mode and I mode, AL: 8-7, 9-10 saving and restoring, AL: 8-7, 9-9 size of, AL: 8-6, 9-9 visible to I mode programs, AL: 9-9 visible to V mode programs, AL: 8-6 Restricted instructions, discussion, SA: 5-1 list of, SA: 5-11

Result of the chain, SA: 3-8 S Ring 0, queues, SA: 6-42 restricted instructions, SA: 5-1 Ring 2, SA: 4-21 Ring numbers, calculation during procedure call, SA: 8-7 calculation during procedure return, SA: 8-15 discussion, SA: 3-2 queues, SA: 6-42 restricted instructions, SA: 5-1 undefined results, SA: 4-21 weakening during memory access, SA: 4-21 Rings of protection, SA: 2-6, 3-2 RLIT pseudo-operation, AL: 5-11 RMC (I), AL: 9-34; IS: 3-88 RMC (V), AL: 8-33; IS: 2-94 ROT (I), AL: 9-16; IS: 3-88 Rotate instructions, SA: 6-14 Rounding, SA: 6-24, B-13 RRST (I), AL: 9-22; IS: 3-89 RRST (V), AL: 8-20; IS: 2-94 RSAV (I), AL: 9-22; IS: 3-90 RSAV (V), AL: 8-20; IS: 2-95 RTQ (I), AL: 9-33; IS: 3-91 RTQ (V), AL: 8-31; IS: 2-96 RTS (I), AL: 9-34; IS: 3-91 RTS (V), AL: 8-33; IS: 2-96

S (I), AL: 9-25; IS: 3-92 SA: 8-6, 8-11, 8-15 S bit, S mode, behavior relating to 5-stage pipeline, SA: 1-9 discussion, SA: 3-12 index limitations, SA: 3-8 input/output, SA: 11-2 introduction, SA: 3-12 performance, SA: 1-9 S1A (V), AL: 8-9; IS: 2-98 S2A (V), AL: 8-9; IS: 2-98 SAR (V), AL: 8-13; IS: 2-98 SAS (V), AL: 8-13; IS: 2-99 Save Done bit, SA: 9-28, C-12 SAY pseudo-operation, AL: 7-3 SBL (V), AL: 8-23; IS: 2-99 SCB (I), AL: 9-13; IS: 3-92 SCB (V), AL: 8-10; IS: 2-99 SCC (IX), AL: 10-4; IS: 3-92 SCT pseudo-operation, AL: 7-3 SCTL pseudo-operation, AL: 7-6 SDT, SA: 4-16, 4-29 SDW, SA: 4-16 Sector, addressing current, SA: 3-29, 3-31 discussion, SA: 3-12 Security and protection rings, SA: 2-6 SEG linker, AL: 13-2 SEG pseudo-operation, AL: 4-3

Segment descriptor table, discussion, SA: 4-16 use during address translation, SA: 4-29 Segment descriptor word, discussion, SA: 4-16 entry format, SA: 4-16 Segment number, AL: 8-1, 9-1 Segment numbers, discussion, SA: 3-2 use during address translation, SA: 4-29 Segment Table Lookaside Buffer (See STLB) Segment Table Origin Register, SA: 4-15, 4-29 Segmentation and STLB, SA: 1-4 Segments, access rights, SA: 4-16 CALF stack frame stack root, SA: 10-13 dedicated to PCB, SA: 9-2 descriptor words, SA: 4-16 discussion, SA: 2-5 faults, SA: 4-29 gate access, SA: 8-7 numbers, SA: 3-2 protection rings, SA: 2-6 segment fault handling, SA: 10 - 8segmented mode, SA: 3-16 shared, SA: 2-5, 4-19 stack extension, SA: 8-2 stack root, SA: 8-4, 8-5 transferring program control between, SA: 7-1, 7-6 unshared, SA: 2-5 use of segment 0 for check vectors, SA: 10-21 use of segment 4 for check headers, SA: 10-21 SEGR pseudo-operation, AL: 4-4 Self-modifying code, SA: 1-9 Semaphores, SA: 9-7

SET pseudo-operation, AL: 4-13 SGL, IS: 2-100 SGT (V), AL: 8-13; IS: 2-100 SH (I), AL: 9-25; IS: 3-93 SHA (I), AL: 9-16; IS: 3-93 Shared subsystem implementation via segmentation, SA: 2-5 Shift instructions, SA: 6-14, 6-15 SHL (I), AL: 9-15; IS: 3-94 SHL1 (I), AL: 9-15; IS: 3-95 SHL2 (I), AL: 9-15; IS: 3-95 Short form indirection, SA: 3-8 Short form instructions, V mode, AL: 8-1 Short form instructions, I mode, AL: 9-1 Shortcall, AL: 1-2 SHORTCALL mechanism, external subroutine, AL: 12-15 to 12-20 SHR1 (I), AL: 9-15; IS: 3-96 SHR2 (I), AL: 9-15; IS: 3-96 Signed integers, formats, SA: 6-3 instructions, SA: 6-4 Single precision floating-point, SA: 6-19 Single-stream architecture, SA: 1-2, B-2 Skip instructions, SA: 7-1 SKP (V), AL: 8-13; IS: 2-100

SKS, IS: 2-101
SKS action, SA: 11-10
SL1 (I), AL: 9-15; IS: 3-96
SL2 (I), AL: 9-15; IS: 3-96
Slave ISU, SA: C-1
SLE (V), AL: 8-13; IS: 2-102
SLN (V), AL: 8-13; IS: 2-102
SLZ (V), AL: 8-13; IS: 2-102
SMCR (V), AL: 8-31; IS: 2-102
SMCS (V), AL: 8-31; IS: 2-103
SMI (V), AL: 8-13; IS: 2-103
SNZ (V), AL: 8-13; IS: 2-103
SPL (V), AL: 8-13; IS: 2-103
SR1 (I), AL: 9-15; IS: 3-96
SR2 (I), AL: 9-15; IS: 3-97
SRC (V), AL: 8-13; IS: 2-103
SSC (V), AL: 8-13; IS: 2-104
SSM (I), AL: 9-13; IS: 3-97
SSM (V), AL: 8-10; IS: 2-104
SSP (I), AL: 9-13; IS: 3-97
SSP (V), AL: 8-10; IS: 2-104
SSSN (I), AL: 9-33; IS: 3-97
SSSN (V), AL: 8-31; IS: 2-104
ST (I), AL: 9-22; IS: 3-98
STA (V), AL: 8-20; IS: 2-105
STAC (V), AL: 8-20; IS: 2-105

Stack, allocation, SA: 8-10 allocation of argument pointers, SA: 8-14 argument transfer instruction, SA: 8-14 caller's state saved, SA: 8-10 concealed, SA: 10-10 deallocation by returning, SA: 8-15 discussion, SA: 8-2 ECB, SA: 8-5 extension pointer, SA: 8-3 extension segments, SA: 8-2 frame format, SA: 8-4 frame size, SA: 8-5 frames, SA: 8-3 header, SA: 8-2 stack root, SA: 8-2, 8-4, 8-5 Stack base (SB), base register field, SA: 3-7 CALF stack frame, SA: 10-13 introduction, SA: 3-4 stack allocation, SA: 8-10 stack deallocation, SA: 8-15 stack frame, SA: 8-4 Stack frame, AL: 4-11, 5-2 (See also ECB pseudo-operation) Standard interrupt mode, SA: B-21 STAR (I), AL: 9-22; IS: 3-98 Statement, machine instruction, AL: 3-2, 3-16 macro call, AL: 3-2 macro definition, AL: 3-2 pseudo-operation, AL: 3-2 syntax, AL: 3-3 types of, AL: 3-2 Statement elements, constants, AL: 3-4 symbols, AL: 3-4 Statement field, comment, AL: 3-3 label, AL: 3-3 operand, AL: 3-3

operation, AL: 3-3

STPM (I), AL: 9-34; IS: 3-101 Statement lines, AL: 3-1 STC (I), AL: 9-32; IS: 3-99 STPM (V), AL: 8-33; IS: 2-108 STC (V), AL: 8-30; IS: 2-105 Stream synchronization unit, SA: B-3 STCD (I), AL: 9-22; IS: 3-99 String manipulation, STCH (I), AL: 9-22; IS: 3-100 examples, SA: 6-38 field operation instructions, STEX (I), AL: 9-33; SA: 6-17 IS: 3-100 instructions, SA: 6-38 STEX (V), AL: 8-31; IS: 2-106 Structure of a program, AL: 3-17 STFA (I), AL: 9-32; IS: 3-101 STTM (I), AL: 9-33; IS: 3-103 STFA (V), AL: 8-29; IS: 2-106 STTM (V), AL: 8-31; IS: 2-110 STH (I), AL: 9-22; IS: 3-101 STX (V), AL: 8-20; IS: 2-110 STL (V), AL: 8-20; IS: 2-107 STY (V), AL: 8-20; IS: 2-111 STLB, SUB (V), AL: 8-23; IS: 2-111 access details, SA: 4-19, 4-24 details of access, SA: 4-19, B-10 SUBR pseudo-operation, AL: 6-7 discussion, SA: 1-4, 1-10, 2-8, B-2 Subroutine, (See also external subroutine; local subroutine) entry format, SA: 4-5, B-8 hashing algorithm for earlier entrypoint, AL: 12-10, 12-14 processors, SA: B-9 external, AL: 12-1, 12-7 to hashing algorithm for Prime 12 - 142350 to 2655, SA: 4-12 external call, AL: 12-7 hashing algorithm for Prime local, AL: 12-1 to 12-5 2755, SA: 4-10 local call in I mode, AL: hashing algorithm for Prime 12-5, 12-6 6350, SA: 4-7 local call in V mode, AL: 12-2 hashing algorithm for Prime to 12-5 9650 and 9655, SA: 4-12 transferring control to (See hashing algorithm for Prime CALL pseudo-operation; ECB 9750 to 9950, SA: 4-9 pseudo-operation) hashing algorithm for Prime 9955 and 9955 II, SA: 4-7 Subroutines (See Procedures) IOTLB, SA: 11-14, B-27 use during address conversion, SVC (I), AL: 9-33; IS: 3-103 SA: 4-2 SVC (V), AL: 8-31; IS: 2-112 use during procedure call, SA: 8-7 Symbol table, in conditional assembly, AL: STLC (V), AL: 8-20; IS: 2-107 4-6, 4-9, 4-10 STLR (V), AL: 8-20; IS: 2-107 Symbol table, assembler, AL: Store bit, SA: 8-6, 8-11, 8-15 1-1, 2-1

Symbology, assembler listing, AL: 2-6 cross reference listing, AL: 2-7 Symbols, characters allowed in, AL: 3-4 SYML pseudo-operation, AL: 6-7 Syndrome bits, discussion, SA: 10-42 for Prime 6350, SA: 10-42 for Prime 9750 to 9955 II, SA: 10 - 43for rest of 50 series, SA: 10 - 44Syntax, statement, AL: 3-3 System overview, SA: 1-1, B-2 SZE (V), AL: 8-13; IS: 2-112

T

TAB (V), AL: 8-9; IS: 2-113
Tag modifier, SA: 3-20
TAK (V), AL: 8-9, 8-10; IS:
2-113
TAX (V), AL: 8-9; IS: 2-113
TAY (V), AL: 8-9; IS: 2-113
TBA (V), AL: 8-9; IS: 2-113
TC (I), AL: 9-12; IS: 3-104
TCA (V), AL: 8-10; IS: 2-114
TCH (I), AL: 9-12; IS: 3-104
TCL (V), AL: 8-10; IS: 2-114
TCNP (IX), AL: 10-4; IS: 3-104

Term, definition of, AL: 3-5 determining the mode of, AL: 3-6, 3-7 examples of, AL: 3-5 mode of, AL: 3-6 value of, AL: 3-5 TFLL (V), AL: 8-29; IS: 2-114 TFLR (I), AL: 9-32; IS: 3-105 Time-sharing (See Process exchange mechanism) TKA (V), AL: 8-9, 8-10; IS: 2 - 114TLFL (V), AL: 8-29; IS: 2-115 TM (I), AL: 9-23; IS: 3-105 TMH (I), AL: 9-23; IS: 3-105 Transferring control to subroutines (See CALL pseudo-operation; ECB pseudo-operation) Traps, access violation, SA: 10-41 cache parity error, SA: 10-40 discussion, SA: 10-37 DMx, SA: 10-44 error correcting code, SA: 10 - 42fetch cycle, SA: 9-30, 10-45, 10 - 46hard parity error, SA: 10-40 machine check, SA: 10-44 missing memory module, SA: 10 - 41page modified, SA: 10-41 read address, SA: 10-41 restricted instruction, SA: 10 - 45software breaks, SA: 10-45 STLB miss, SA: 10-41 STLB parity error, SA: 10-40 types and priorities, SA: 10-37, B-26 write address, SA: 10-44 TRFL (I), AL: 9-32; IS: 3-105

TSTQ (I), AL: 9-33; IS: 3-106 TSTQ (V), AL: 8-31; IS: 2-115 TXA (V), AL: 8-9; IS: 2-115 TYA (V), AL: 8-9; IS: 2-115

U

Underflow, SA: 6-23

- Unimplemented instruction package (See DUII pseudo-operation; LIR pseudo-operation)
- Unpacked decimal data, discussion, SA: 6-32 format, SA: 6-32 sign/digit representations for, SA: 6-33
- UPS support, SA: 10-18

User register files, discussion, SA: 9-17 mnemonics used, SA: 9-18 overlap between field and floating-point registers, SA: 6-17, 6-21, 9-20 OWNER, SA: 9-20 structure, SA: 9-19

v

V addressing mode, AL: 8-1 to 8-33

V mode, behavior relating to 5-stage pipeline, SA: 1-9 discussion, SA: 3-11 index limitations, SA: 3-8 input/output, SA: 11-2 performance, SA: 1-9

V mode machine instructions, AL: 8-1 to 8-33

Value table, in conditional assembly, AL: 4-6, 4-9, 4-10 VFD pseudo-operation, AL: 5-10 Virtual address format, SA: 3-3, 4-2 Virtual memory, addressing, SA: 3-1, 4-1 conversion to physical address, SA: 4-2 data structures, SA: 4-3 details of access, SA: 4-19, B-10 details of address translation, SA: 4-26 discussion, SA: 2-5 DTAR format, SA: 4-15 hardware page map table, SA: 4 - 18introduction, SA: 2-1 page faults, SA: 4-29 pages, SA: 2-5 protection rings, SA: 2-6 segment descriptor word, SA: 4-16 segments, SA: 2-5 size of, SA: 2-5, 3-1 space, SA: 2-5 STLB, SA: 2-8 timing information, SA: 4-24, 4-26 translation to physical memory, SA: 4-1 use of disks, SA: 2-5 Virtual pages, SA: 2-5 Virtual queues, SA: 6-41 VPSD debugger, description, AL: 14-2 to 14-13 input/output formats, AL: 14-4 subcommand line format, AL: 14 - 3VPSD subcommands, ACCESS, AL: 14-6 BREAKPOINT, AL: 14-6 BREGISTER, AL: 14-8 COPY, AL: 14-8

Second Edition

DUMP, AL: 14-8

VPSD subcommands (continued) EFFECTIVE, AL: 14-9 EXECUTE, AL: 14-9 FA, AL: 14-9 FILL, AL: 14-9 FL, AL: 14-10 KEYS, AL: 14-10 LIST, AL: 14-10 LR, AL: 14-10 MODE, AL: 14-10 NOT-EQUAL, AL: 14-10 OPEN, AL: 14-11 PRINT, AL: 14-11 PROCEED, AL: 14-11 QUIT, AL: 14-11 RELOCATE, AL: 14-11 RUN, AL: 14-11 SB, AL: 14-12 SEARCH, AL: 14-12 SN, AL: 14-12 UPDATE, AL: 14-12 VERSION, AL: 14-12 WHERE, AL: 14-12 XB, AL: 14-13 XREGISTER, AL: 14-13 YREGISTER, AL: 14-13 ZERO, AL: 14-13

VPSD, debugging with, AL: 14-2 to 14-13

W

WAIT (I), AL: 9-34; IS: 3-107 WAIT (V), AL: 8-33; IS: 2-116 Wait list, SA: 9-7 to 9-9, C-6 Words, SA: 3-1

X

X (I), AL: 9-22; IS: 3-108 X register, SA: 3-7, 8-11 XAC pseudo-operation, AL: 5-4 XAD (I), AL: 9-27; IS: 3-108


XAD (V), AL: 8-25; IS: 2-117						
XBTD (I), AL: 9-27; IS: 3-109						
XBTD (V), AL: 8-25; IS: 2-118						
XCA (V), AL: 8-9; IS: 2-119						
XCB (V), AL: 8-9; IS: 2-119						
XCM (I), AL: 9-27; IS: 3-110						
XCM (V), AL: 8-25; IS: 2-119						
XDTB (I), AL: 9-27; IS: 3-111						
XDTB (V), AL: 8-25; IS: 2-120						
XDV (I), AL: 9-27; IS: 3-111						
XDV (V), AL: 8-25; IS: 2-121						
XEC (V), AL: 8-31; IS: 2-121						
XED (I), AL: 9-27; IS: 3-112						
XED (V), AL: 8-25; IS: 2-122						
XH (I), AL: 9-22; IS: 3-116						
XMP (I), AL: 9-27; IS: 3-116						
XMP (V), AL: 8-25; IS: 2-126						
XMV (I), AL: 9-27; IS: 3-117						
XMV (V), AL: 8-25; IS: 2-127						
XSET pseudo-operation, AL: 4-13						

Ϋ́

Y register, SA: 3-7

<u>Z</u>

ZCM (I), AL: 9-32; IS: 3-119 ZCM (V), AL: 8-30; IS: 2-128 ZED (I), AL: 9-32; IS: 3-119 ZED (V), AL: 8-30; IS: 2-128 Zero, SA: 6-23 ZFIL (I), AL: 9-32; IS: 3-122 ZFIL (V), AL: 8-30; IS: 2-131 ZM (I), AL: 9-25; IS: 3-122 ZMH (I), AL: 9-25; IS: 3-122 ZMV (I), AL: 9-32; IS: 3-123 ZMV (V), AL: 8-30; IS: 2-131 ZMVD (I), AL: 9-32; IS: 3-123 ZMVD (V), AL: 8-30; IS: 2-132 ZTRN (I), AL: 9-32; IS: 3-124




READER RESPONSE FORM

DOC3059-2LA Assembly Language Programmer's Guide

Your feedback will help us continue to improve the quality, accuracy, and organization of our publications.

1.	How do you rate th	is document for	overall usefulne	ss?	
	□ excellent □ 1	very good 🛛 l	good 🛛	fair	🗆 poor
2.	What features of th	is manual did yc	ou find most use	eful?	
					·····
3.	What faults or error	rs in this manual	gave you prob	lems?	
					<u></u>
4.	How does this manu companies?	al compare to e	quivalent manua	ils produced	by other compute
	Much betterMuch worse	 Slightl Slightl 	y better y worse	□ About □ Can't	the same judge
5.	Which other compan	ies' manuals have	e you read?		
			Position:		
Company Address:_					
			Postal Code:		



First Class Permit #531 Natick, Massachusetts 01760

BUSINESS REPLY MAIL

Postage will be paid by:



Attention: Technical Publications Bldg 10 Prime Park, Natick, Ma. 01760



IN THE